editor's blog
Subscribe Now

What Is “Good” Yield?

In a recent piece on antenna tuning, I addressed circuit and MEMS approaches, and one of the advantages of circuits was said to be better yield. So I contacted the MEMS folks in that space for their comments on yield, and I received a carefully-worded comment from Cavendish Kinetics (and none from WiSpry).

I interpreted the Cavendish comment as basically acknowledging that yields weren’t great but were on a typical learning curve. Well, it turns out that interpreting the comments as saying yield is good or bad depends on what standard you hold for “good” yield.

I had a follow-up conversation with Cavendish Kinetics’ Larry Morrell, who had provided the yield comment. The purpose of the conversation was to address their technology more generally (which we’ll cover in the future), but the yield topic cropped up. Apparently my interpretation of Larry’s comments had caused some… heartburn.

So, while this was spurred by this particular exchange, it raises a more general question: What should “typical” expected yields be? If you’re talking about MEMS, according to Larry, you might expect in the 40-60% range. So being on a typical learning curve that tops out at such numbers would suggest yields at or below the 40% range.

But not all MEMS suppliers are in that range. For instance, InvenSense does wafer-level bonding between a MEMS wafer and an ASIC wafer. Because they don’t rely on known-good dice, their overall yield will be a product of the MEMS and ASIC yields. They’ll be throwing away any good ASICs that happen to mate up with a faulty MEMS die and vice versa. So such a strategy works only if yields are high for both the MEMS and the ASIC. And a quick conversation with an InvenSense representative at a show last year suggested their yields are in the 90%+ ranges.

Cavendish Kinetics also says their yields are in the 90% range. So why the cautious words? Because they’re not using “typical” MEMS yields as their standard; they’re using CMOS yields as their standard, and those should be well into the 90s. So having around 90% yield isn’t good enough; they’re still working up the curve. In fact, looking back at Larry’s words, he does say “…normal yield learning curve for a CMOS process.” I just interpreted that to mean the shape, not necessarily the absolute values.

Going forward, it suggests that standards could be changing. Companies scoring in the 90s will increasingly put pressure on lower-yielding companies if they meet in the market. That last qualifier is important, since there are many MEMS companies that address very specific niche markets where there is little competition and where pricing isn’t so deadly. As long as no 90%ers dive in to compete, they’re OK. But they should certainly have their radar out…

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

Synopsys & Samtec: Successful 112G PAM-4 System Interoperability

Sponsored by Synopsys

This Supercomputing Conference demo shows a seamless interoperability between Synopsys' DesignWare 112G Ethernet PHY IP and Samtec's NovaRay IO and cable assembly. The demo shows excellent performance, BER at 1e-08 and total insertion loss of 37dB. Synopsys and Samtec are enabling the industry with a complete 112G PAM-4 system, which is essential for high-performance computing.

Click here for more information about DesignWare Ethernet IP Solutions

featured paper

USB-C and USB Power Delivery Solutions

Sponsored by Analog Devices

Every electronic market is rapidly adopting the latest USB Type-C® and USB Power Delivery (USB-PD) specifications. The new USB Type-C cable and connector specifications dramatically simplify the way we interconnect and power electronic gadgets. With the proliferation of battery-operated devices for consumer, medical, automotive, and industrial applications, USB-C is increasingly becoming the preferred universal standard for charging and powering devices.

Click here to read more

featured chalk talk

Meet the Latest Wireless Member of the DARWIN Family

Sponsored by Mouser Electronics and Analog Devices

May 21, 2021 -- Your next MCU needs to be more than just smart. It needs to be power-efficient, have ample memory, and industrial-grade security. In this episode of Chalk Talk, Amelia Dalton chats with Zach Metzinger of Maxim Integrated about the latest member of the DARWIN family with a new RISC-V co-processor.

Click here for more information about Maxim Integrated MAX32655 Low-Power Wireless Microcontroller