editor's blog
Subscribe Now

Cadence gobbling up IP?

The announcement that Cadence is planning to buy Evatronix marks the company’s fourth acquisition in a matter of months. One slipped under the radar, what Martin Lund of Cadence referred to as “a small team in Canada working on high-speed SerDes.” The purchase of Cosmic Software is waiting for Indian regulatory approval, and the Tensilica acquisition was completed a few days ago.

A few years ago, Cadence buying companies was not news – it was business as normal. Today, is it a return to the old company working practices?  Well – no. The companies that Cadence was buying then were normally small(ish) suppliers of point tools. Today’s targets are IP companies, and join an IP pool established when Cadence bought Denali three years ago.

Synopsys already declares that about a third of its income comes from supplying IP. (Cadence wouldn’t be drawn on its IP sales, either current or projected.) And this ties in with the changing role of the EDA company and its position in the electronics food chain.  It is no longer sufficient for a chip company to provide silicon: with large and complex SoCs the customers want the software stacks for the interfaces, drivers for the OS (and even the OS).  This means that the chip companies need access to good quality IP to create the peripherals and additional material, and the EDA companies intend, as far as possible, to be the place that the designers turn to for this. Which explains Cadence’s acquisition.

What is interesting as well, is that with these companies that presumably have different development processes and design flows are expected to be integrated into an approach that Cadence is calling the “IP factory”, which will supply straight off-the-shelf IP and also create, within certain limits, customised IP for a specific chip builder’s application.

In the past, an EDA start-up would have acquisition as the exit route which would allow investors to get their returns. Today, perhaps, the road is to build IP?

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Miniaturization Impact on Automotive Products
Sponsored by Mouser Electronics and Molex
In this episode of Chalk Talk, Amelia Dalton and Kirk Ulery from Molex explore the role that miniaturization plays in automotive design innovation. They examine the transformational trends that are leading to smaller and smaller components in automotive designs and how the right connector can make all the difference in your next automotive design.
Sep 25, 2023
7,816 views