editor's blog
Subscribe Now

Cadence gobbling up IP?

The announcement that Cadence is planning to buy Evatronix marks the company’s fourth acquisition in a matter of months. One slipped under the radar, what Martin Lund of Cadence referred to as “a small team in Canada working on high-speed SerDes.” The purchase of Cosmic Software is waiting for Indian regulatory approval, and the Tensilica acquisition was completed a few days ago.

A few years ago, Cadence buying companies was not news – it was business as normal. Today, is it a return to the old company working practices?  Well – no. The companies that Cadence was buying then were normally small(ish) suppliers of point tools. Today’s targets are IP companies, and join an IP pool established when Cadence bought Denali three years ago.

Synopsys already declares that about a third of its income comes from supplying IP. (Cadence wouldn’t be drawn on its IP sales, either current or projected.) And this ties in with the changing role of the EDA company and its position in the electronics food chain.  It is no longer sufficient for a chip company to provide silicon: with large and complex SoCs the customers want the software stacks for the interfaces, drivers for the OS (and even the OS).  This means that the chip companies need access to good quality IP to create the peripherals and additional material, and the EDA companies intend, as far as possible, to be the place that the designers turn to for this. Which explains Cadence’s acquisition.

What is interesting as well, is that with these companies that presumably have different development processes and design flows are expected to be integrated into an approach that Cadence is calling the “IP factory”, which will supply straight off-the-shelf IP and also create, within certain limits, customised IP for a specific chip builder’s application.

In the past, an EDA start-up would have acquisition as the exit route which would allow investors to get their returns. Today, perhaps, the road is to build IP?

Leave a Reply

featured blogs
Jun 23, 2021
Sr. VP of Engineering Jumana Muwafi explains the role of semiconductor IP development in electronic design automation & shares advice for women in leadership. The post Q&A with Jumana Muwafi, Sr. VP of Engineering: Pushing the Envelope on IP Innovation appeared fir...
Jun 23, 2021
PCB design complexities increase with the increase in the number of parts and layers in a design. For creating these complex designs with maximum efficiency, the design tool should be equipped with... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 23, 2021
Samtec presented a proof-of-concept demonstration of our new waveguide technology at IMS 2021 in Atlanta, Georgia. In this video, filmed at the show, Mike Dunne, Samtec’s Director of RF Business Development, gives us an update on the new technology and walks us through ...
Jun 21, 2021
By James Paris Last Saturday was my son's birthday and we had many things to… The post Time is money'¦so why waste it on bad data? appeared first on Design with Calibre....

featured video

Reduce Analog and Mixed-Signal Design Risk with a Unified Design and Simulation Solution

Sponsored by Cadence Design Systems

Learn how you can reduce your cost and risk with the Virtuoso and Spectre unified analog and mixed-signal design and simulation solution, offering accuracy, capacity, and high performance.

Click here for more information about Spectre FX Simulator

featured paper

Make wearable and IOT audio effortless with a plug'n'play class D amplifier

Sponsored by Maxim Integrated

A power-hungry display is not the most efficient medium for interfacing with battery-powered portable, wearable, and IoT devices. For this reason, low-power audio is fast becoming a more popular alternative. In this design solution, Maxim Integrated reviews the class D digital audio amplifier and discusses the constraints of some current solutions before presenting a cleverly packaged IC that requires minimal configuration to quickly bring high-quality audio to these applications.

Click to read more

featured chalk talk

Yield Explorer and SiliconDash

Sponsored by Synopsys

Once a design goes to tape-out, the real challenges begin. Teams find themselves drowning in data from design-process-test during production ramp-up, and have to cope with data from numerous sources in different formats in the manufacturing test supply chain. In this episode of Chalk Talk, Amelia Dalton chats with Mark Laird of Synopsys in part three of our series on the Silicon LifeCycle Management (SLM) platform, discussing how Yield Explorer and SiliconDash give valuable insight to engineering and manufacturing teams.

More information about the Synopsys Silicon Lifecycle Management Platform