editor's blog
Subscribe Now

Parallel Accurate SPICE

SPICE has got to be one of the oldest tools still being used by designers. So you might expect it to be a mature market, with a few well-established tools battling for the best performance/capacity and/or accuracy (and occasionally even collaborating).

In fact, it’s typically been more about “or” than “and,” as there are generally two SPICE camps: the fast, high-capacity versions that are “good enough” for everyday repeated use as you explore design options, and sign-off-quality versions that are more accurate, but take longer to complete and can’t handle as large a design.

The tradeoffs between the fast/big and accurate versions are usually about simplifying assumptions and models and such. Parallel execution has also helped, although it’s entirely possible that long-in-the-tooth engines were not designed for effective parallelization.

So ProPlus has announced a new SPICE tool, NanoSpice, that leverages its BSIMProPlus high-accuracy engine for analysis of large designs with quick turnaround. They claim they can handle designs of 50-100 million elements 10-100 times faster than competing “traditional” approaches (many of which can’t complete the larger designs in ProPlus’s benchmarking suite).

While they have made some improvements to the performance of the underlying engine, they give most of the credit to parallelization, which scales relatively well (depending on the design – 24 cores giving 8-12x speed-up on most of their examples, with a multiplier design actually achieving around 20x). But what they underscore with this is that it still uses the model that BSIMProPlus uses, suggesting equivalent accuracy.

They also say that they’ve got a better licensing model for using parallelism. Traditional schemes simply use more licenses as you use more machines, but they say that this was largely configured for occasional bursty usage. If everyone is always using parallelism, then you typically run out of licenses that way.

Their solution? Well, I actually don’t know. They are keeping mum about that. So they say it’s different and better; you’ll have to be the judges of that.

You can find out more in their release.

Leave a Reply

featured blogs
Mar 24, 2023
With CadenceCONNECT CFD less than a month away, now is the time to make your travel plans to join us at the Santa Clara Convention Center on 19 April for our biggest CFD event of the year. As a bonus, CadenceCONNECT CFD is co-located with the first day of CadenceLIVE Silicon ...
Mar 23, 2023
Explore AI chip architecture and learn how AI's requirements and applications shape AI optimized hardware design across processors, memory chips, and more. The post Why AI Requires a New Chip Architecture appeared first on New Horizons for Chip Design....
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

Peltier Modules
Do you need precise temperature control? Does your application need to be cooled below ambient temperature? If you answered yes to either of these questions, a peltier module may be the best solution for you. In this episode of Chalk Talk, Amelia Dalton chats with Rex Hallock from CUI Devices about the limitations and unique benefits of peltier modules, how CUI Devices’ arcTEC™ structure can make a big difference when it comes to thermal stress and fatigue of peltier modules, and how you can get started using a peltier module in your next design.
Jan 3, 2023
11,172 views