editor's blog
Subscribe Now

Parallel Accurate SPICE

SPICE has got to be one of the oldest tools still being used by designers. So you might expect it to be a mature market, with a few well-established tools battling for the best performance/capacity and/or accuracy (and occasionally even collaborating).

In fact, it’s typically been more about “or” than “and,” as there are generally two SPICE camps: the fast, high-capacity versions that are “good enough” for everyday repeated use as you explore design options, and sign-off-quality versions that are more accurate, but take longer to complete and can’t handle as large a design.

The tradeoffs between the fast/big and accurate versions are usually about simplifying assumptions and models and such. Parallel execution has also helped, although it’s entirely possible that long-in-the-tooth engines were not designed for effective parallelization.

So ProPlus has announced a new SPICE tool, NanoSpice, that leverages its BSIMProPlus high-accuracy engine for analysis of large designs with quick turnaround. They claim they can handle designs of 50-100 million elements 10-100 times faster than competing “traditional” approaches (many of which can’t complete the larger designs in ProPlus’s benchmarking suite).

While they have made some improvements to the performance of the underlying engine, they give most of the credit to parallelization, which scales relatively well (depending on the design – 24 cores giving 8-12x speed-up on most of their examples, with a multiplier design actually achieving around 20x). But what they underscore with this is that it still uses the model that BSIMProPlus uses, suggesting equivalent accuracy.

They also say that they’ve got a better licensing model for using parallelism. Traditional schemes simply use more licenses as you use more machines, but they say that this was largely configured for occasional bursty usage. If everyone is always using parallelism, then you typically run out of licenses that way.

Their solution? Well, I actually don’t know. They are keeping mum about that. So they say it’s different and better; you’ll have to be the judges of that.

You can find out more in their release.

Leave a Reply

featured blogs
Dec 5, 2023
Introduction PCIe (Peripheral Component Interconnect Express) is a high-speed serial interconnect that is widely used in consumer and server applications. Over generations, PCIe has undergone diversified changes, spread across transaction, data link and physical layers. The l...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
4,788 views