editor's blog
Subscribe Now

Tools vs IP

All of the major EDA companies have had IP. Synopsys started with DesignWare before IP was a real concept; Mentor had IP associated with consulting for several years; Cadence has made a couple of acquisitions – notably memory – to bolster its internal IP efforts.

But the early products of these groups were typically lower-level IP – particularly I/O protocols. Not having to plough through hundreds of pages of a complex protocol spec was an attractive thing – assuming you were willing to trust your vendor to get it right or you had some way of verifying it without having to learn it yourself. And assuming you were willing to pay for IP (not a given in the early days).

Meanwhile, increasingly sophisticated IP from IP companies increasingly requires an accompanying tool to help configure the IP and integrate it with the rest of the design.

So we’ve had tools companies making IP; IP companies making tools.

And the IP part of the EDA play has become far more visible, almost holding its own against the tools themselves. And more and more, a robust IP portfolio is seen as including a processor. Intel/AMD and ARM obviously have their own well-established franchises (of which only ARM is an IP play), but there have been a few other notable players. MIPS was a recognizable contender, even if it never managed to outpace its archrival ARM; it was recently gobbled up by Imagination Technologies.

There has remained another processor company still duking it out with its own unique story. Tensilica promised a configurable processor. In essence, you told the tools what you wanted to do, and, in the end, you got a processor tailored for your application. And the software tools to compile to it.

Well, Tensilica is now betrothed to Cadence. My colleague Jim Turley noted the parallel to Synopsys’s purchase of ARC. Didn’t notice that one? Yeah, that’s because Synopsys bought Virage bought ARC*. And ARC also boasted configurability, and had a focus on the audio business – a space that Tensilica has participated in.

So we have the continued agglomeration of IP and EDA together. Dominated by ARM, followed by Two of the Big Three EDA guys. And Imagination.

Now we have more tools guys making IP; fewer IP guys making tools.

Some discussion today with Cadence reveals a bit more nuance. There’s debate as to whether a Tensilica core really competes with an ARM core. The customizability of the Tensilica core for very specific vertical applications means it gets more deeply embedded, often running with no OS at all. In fact, it is marketed as a data plane, suggesting the need for an accompanying control plane host. Some even say it’s an alternative to RTL, not an alternative to ARM.

Meanwhile, Cadence is promoting a theme of “next-generation IP” that, at first blush, sounds just like what IP has always been. The concept is that you can’t really count on shrink-wrapped IP that’s reusable by all comers. Each customer is going to want specific changes and adaptations that no one else may want (or that they want to keep to themselves).

This has always been the case – to the point where the on-the-shelf IP has historically been a teaser to engage in a consulting contract to give the customer what they actually want. So why is this suddenly a “next generation” thing?

The difference is that this customization is intended to be automated. In other words, the IP base is built with numerous knobs, and a tool accomplishes the customization per the knobs that the customer wants tuned. In fact, it intentionally starts to look more like a tool – a circuit generator – than a piece of circuitry. This has obviously been happening already here and there; it was central to what Tensilica was doing.

So we’ll have a tool guy making IP that looks like a tool.

You can see more about the merger in their release

 

 

 

*And ARC bought Teja Technologies, an event that rendered This Then-Intrepid-Marketing-Exec to explore an opportunity to be This Intrepid Reporter…

Leave a Reply

featured blogs
Jun 18, 2021
It's a short week here at Cadence CFD as we celebrate the Juneteenth holiday today. But CFD doesn't take time off as evidenced by the latest round-up of CFD news. There are several really... [[ Click on the title to access the full blog on the Cadence Community sit...
Jun 17, 2021
Learn how cloud-based SoC design and functional verification systems such as ZeBu Cloud accelerate networking SoC readiness across both hardware & software. The post The Quest for the Most Advanced Networking SoC: Achieving Breakthrough Verification Efficiency with Clou...
Jun 17, 2021
In today’s blog episode, we would like to introduce our newest White Paper: “System and Component qualifications of VPX solutions, Create a novel, low-cost, easy to build, high reliability test platform for VPX modules“. Over the past year, Samtec has worked...
Jun 14, 2021
By John Ferguson, Omar ElSewefy, Nermeen Hossam, Basma Serry We're all fascinated by light. Light… The post Shining a light on silicon photonics verification appeared first on Design with Calibre....

featured video

Kyocera Super Resolution Printer with ARC EV Vision IP

Sponsored by Synopsys

See the amazing image processing features that Kyocera’s TASKalfa 3554ci brings to their customers.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Adaptive Beamformer: An HLS Optimization Case Study with SLX FPGA

Sponsored by Silexica

Learn how SLX FPGA provides a productivity and efficiency boost when using high-level synthesis (HLS) to implement FPGA applications in C/ C++, through automated analysis and optimization. In this beamforming example, SLX FPGA achieves a lower latency and cuts development time from weeks down to minutes, compared to hand-optimization for similar resource costs.

Click to read more

featured chalk talk

High-Performance Test to 70 GHz

Sponsored by Samtec

Today’s high-speed serial interfaces with PAM4 present serious challenges when it comes to test. Eval boards can end up huge, and signal integrity of the test point system is always a concern. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about the Bullseye test point system, which can maintain signal integrity up to 70 GHz with a compact test point footprint.

Click here for more information about Samtec’s Bulls Eye® Test System