editor's blog
Subscribe Now

What’s New at 20 nm

We talked in a separate piece today about Synopsys’s multi-source clock synthesis technology, but that was only one of several pieces of new technology in their new package. Among other parts of the release were the following non-trivial items:

  • Double patterning: it’s real now. It’s not used for every layer, just the bottom few layers. But it’s no longer something that will come someday: it’s here.
  • In the past, metal was metal. When routing, each layer was useful, and all layers were considered to be the same. That’s not the case anymore: lower layers have skinny, resistive lines; upper layers have broader, less-resistive lines. So now it matters which layer gets used. If the router is going to pick a layer, it has to consider the performance implications.
  • IP blocks are standard today. The problem is, they don’t usually fit together particularly well, leaving narrow routing channels that tend to get congested. They’ve improved their router so that it restricts that area only to signals that really need to be there; everything else is routed a different way to make the best use of that limited space.

You can find a brief discussion about what’s new for 20 nm in IC Compiler can be found in their release announcing their work with Renesas; and what’s new in their other tools is outlined briefly in their release announcing their work with Samsung.

Leave a Reply

featured blogs
Feb 24, 2021
mmWave applications are all the rage. Why? Simply put, the 5G tidal wave is coming. Also, ADAS systems use 24 GHz for SRR applications and 77 GHz for LRR applications. Obviously, the world needs mmWave tech! Traditional mmWave technology spans the frequency range of 30 –...
Feb 24, 2021
Crowbits are programmable, LEGO-compatible, magnetically-coupled electronic blocks to interest kids in electronics and computing and facilitate their STEM activities....
Feb 24, 2021
With DVCon 2021 on the horizon we share a primer on our datapath verification technology HECTOR, exploring its impact on machine learning & AI chip design. The post Why Datapath Validation Is Important'€”and How HECTOR Technology Can Help appeared first on From Silico...
Feb 24, 2021
When I worked for Cadence back in the early oughts, we developed a layout database called OpenAccess, usually abbreviated to OA. It had actually been designed from the ground up to be the native... [[ Click on the title to access the full blog on the Cadence Community site. ...

featured video

Silicon-Proven Automotive-Grade DesignWare IP

Sponsored by Synopsys

Get the latest on Synopsys' automotive IP portfolio supporting ISO 26262 functional safety, reliability, and quality management standards, with an available architecture for SoC development and safety management.

Click here for more information

featured paper

Ultra Portable IO On The Go

Sponsored by Maxim Integrated

The Go-IO programmable logic controller (PLC) reference design (MAXREFDES212) consists of multiple software configurable IOs in a compact form factor (less than 1 cubic inch) to address the needs of industrial automation, building automation, and industrial robotics. Go-IO provides design engineers with the means to rapidly create and prototype new industrial control systems before they are sourced and constructed.

Click here to download the whitepaper

Featured Chalk Talk

0 to 112 (Gbps PAM4) in 5 Seconds

Sponsored by Samtec

With serial connections hitting 112Gbps, we can’t mess around with our interconnect. We need engineered solutions that will keep those eyes open and deliver the signal integrity we need in our high-speed designs. In this episode of Chalk Talk, Amelia Dalton talks with Matt Burns of Samtec about the interconnect options for speeds up to 112Gbs, and Samtec’s Flyover interconnect technology.

Click here to download the Silicon-to-Silicon Solutions Guide