editor's blog
Subscribe Now

450 In Belgium

Changing wafer size is a big deal. You can kiss all your old equipment good-bye and usher in a whole new suite. So what happens when you’re planning to use that wafer size for a new technology node? You really don’t want to have to have two sets of production equipment, one for each side of the wafer-size shift. But it would also be rough to develop a new wafer size at the same time as developing a new technology node. That’s risk upon risk.

I talked with Ludo Deferm at Semicon West, where 450-mm was all the rage. But this excitement is clearly about things yet to come: there’s not much equipment available yet; only one item – KLA-Tencor’s blank wafer metrology unit – has been announced. And that just ensures that you’re starting with a good blank wafer. The rest is yet to come.

And imec sees 14 nm being the starting node for 450 mm. But the 450-mm R&D facility that imec just got government help for isn’t going to be started until 2014 – you can do the math on when it’s likely to be up and running. So if we had to wait for that before we could develop 14-nm technology, we’d be a long ways away.

As it is, imec is doing 14-nm development work on 300-mm wafers – it’s just that that equipment won’t be used for production. It’s just to get the process itself up. Clearly it will take some freshening up on the new 450-mm equipment when it’s ready. By that time, they’ll already be developing the 10-nm node.

As a curious side fact, he noted that a 200-mm cleanroom is actually more expensive to build than the 450-mm facility. That’s because, back then, the whole room had to be clean. Now everything is sealed in FOUPs, so, while it’s probably not a good idea to be tracking mud into the room or smoking, the level of cleanliness in the room is actually less than it used to be. Inside the equipment, however, there’s little forgiveness for the slightest intruder.

More on the Flemish investment can be found here

Leave a Reply

featured blogs
Jun 22, 2021
Have you ever been in a situation where the run has started and you realize that you needed to add two more workers, or drop a couple of them? In such cases, you wait for the run to complete, make... [[ Click on the title to access the full blog on the Cadence Community site...
Jun 21, 2021
By James Paris Last Saturday was my son's birthday and we had many things to… The post Time is money'¦so why waste it on bad data? appeared first on Design with Calibre....
Jun 17, 2021
Learn how cloud-based SoC design and functional verification systems such as ZeBu Cloud accelerate networking SoC readiness across both hardware & software. The post The Quest for the Most Advanced Networking SoC: Achieving Breakthrough Verification Efficiency with Clou...
Jun 17, 2021
In today’s blog episode, we would like to introduce our newest White Paper: “System and Component qualifications of VPX solutions, Create a novel, low-cost, easy to build, high reliability test platform for VPX modules“. Over the past year, Samtec has worked...

featured video

Reduce Analog and Mixed-Signal Design Risk with a Unified Design and Simulation Solution

Sponsored by Cadence Design Systems

Learn how you can reduce your cost and risk with the Virtuoso and Spectre unified analog and mixed-signal design and simulation solution, offering accuracy, capacity, and high performance.

Click here for more information about Spectre FX Simulator

featured paper

What is a Hall-effect sensor?

Sponsored by Texas Instruments

Are you considering a Hall-effect sensor for your next design? Read this technical article to learn how Hall-effect sensors work to accurately measure position, distance and movement. In this article, you’ll gain insight into Hall-effect sensing theory, topologies, common use cases and the different types of Hall-effect sensors available today: Hall-effect switches, latches and linear sensors.

Click to read more

featured chalk talk

Silicon Lifecycle Management (SLM)

Sponsored by Synopsys

Wouldn’t it be great if we could keep on analyzing our IC designs once they are in the field? After all, simulation and lab measurements can never tell the whole story of how devices will behave in real-world use. In this episode of Chalk Talk, Amelia Dalton chats with Randy Fish of Synopsys about gaining better insight into IC designs through the use of embedded monitors and sensors, and how we can enable a range of new optimizations throughout the lifecycle of our designs.

Click here for more information about Silicon Lifecycle Management Platform