editor's blog
Subscribe Now

450 In Belgium

Changing wafer size is a big deal. You can kiss all your old equipment good-bye and usher in a whole new suite. So what happens when you’re planning to use that wafer size for a new technology node? You really don’t want to have to have two sets of production equipment, one for each side of the wafer-size shift. But it would also be rough to develop a new wafer size at the same time as developing a new technology node. That’s risk upon risk.

I talked with Ludo Deferm at Semicon West, where 450-mm was all the rage. But this excitement is clearly about things yet to come: there’s not much equipment available yet; only one item – KLA-Tencor’s blank wafer metrology unit – has been announced. And that just ensures that you’re starting with a good blank wafer. The rest is yet to come.

And imec sees 14 nm being the starting node for 450 mm. But the 450-mm R&D facility that imec just got government help for isn’t going to be started until 2014 – you can do the math on when it’s likely to be up and running. So if we had to wait for that before we could develop 14-nm technology, we’d be a long ways away.

As it is, imec is doing 14-nm development work on 300-mm wafers – it’s just that that equipment won’t be used for production. It’s just to get the process itself up. Clearly it will take some freshening up on the new 450-mm equipment when it’s ready. By that time, they’ll already be developing the 10-nm node.

As a curious side fact, he noted that a 200-mm cleanroom is actually more expensive to build than the 450-mm facility. That’s because, back then, the whole room had to be clean. Now everything is sealed in FOUPs, so, while it’s probably not a good idea to be tracking mud into the room or smoking, the level of cleanliness in the room is actually less than it used to be. Inside the equipment, however, there’s little forgiveness for the slightest intruder.

More on the Flemish investment can be found here

Leave a Reply

featured blogs
Dec 5, 2023
Generative AI has become a buzzword in 2023 with the explosive proliferation of ChatGPT and large language models (LLMs). This brought about a debate about which is trained on the largest number of parameters. It also expanded awareness of the broader training of models for s...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SV’s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SV’s VITA RF solutions in your next design.
Oct 25, 2023
5,042 views