editor's blog
Subscribe Now

Fast and Accurate?

It’s a song as old as time: if the tool takes too long to run, then run a less accurate version early on, and just use the accurate version at the end.

In other words, speed comes at the expense of accuracy.

So I have to say that I was a bit confused and suspicious when Atrenta claimed that their new Fast Lint didn’t sacrifice any accuracy. A conversation with their Mike Gianfagna cleared the picture up a bit.

You see, Atrenta says that they live and breathe by the accuracy of Spyglass. They say that their customers refer to designs being “Spyglass clean.” With that kind of equity in the brand, accuracy is probably the last thing they want to trade off. And you could practically hear them scrambling to explain when I suggested that they must be giving up accuracy.

So here’s the deal. They have their normal version of Spyglass that actually does synthesis under the hood in order to find things that the customer’s synthesis tool may not like. They refer to this as structural linting. Of course, synthesis takes time.

Then they released Advanced Lint, which adds formal proofs to the collection of things to be checked. This doesn’t increase the accuracy of things they were checking before; it adds a whole new list of things to check for. But formal analysis takes even more time.

And they started getting feedback that designers really couldn’t check their designs as often as they’d like because it just took too long.

So what they found was that they could take the 5000 or so rules that they have and structure them. There’s a first category that can be run quickly because they don’t need any synthesis. They grouped these together into Fast Lint. Then there’s the structural lint portion that does synthesis but not formal; and then there’s Advanced Lint that does the whole shebang.

Of course, they then adjusted their interface to reflect this new structure.

So Fast Lint is intended to be run each time the design is checked in. In fact, you can script things so that it’s automatically done at check-in, and check-in can be rejected if it fails. Structural Lint can be performed on a less frequent basis to give more of a thorough check. And Advanced Lint can be done, if at no other time, for sign-off. But probably before then: if you’re ready for sign-off, it better be clean.

So none of the tests lose accuracy; it’s just a matter of which tests you run when.

You can find more in their release

Leave a Reply

featured blogs
Jan 27, 2021
Why is my poor old noggin filled with thoughts of roaming with my friends through a post-apocalyptic dystopian metropolis ? Well, I'€™m glad you asked......
Jan 27, 2021
Here at the Cadence Academic Network, it is always important to highlight the great work being done by professors, and academia as a whole. Now that AWR software solutions is a part of Cadence, we... [[ Click on the title to access the full blog on the Cadence Community site...
Jan 27, 2021
Super-size. Add-on. Extra. More. We see terms like these a lot, whether at the drive through or shopping online. There'€™s always something else you can add to your order or put in your cart '€“ and usually at an additional cost. Fairly certain at this point most of us kn...
Jan 27, 2021
Cloud computing security starts at hyperscale data centers; learn how embedded IDE modules protect data across interfaces including PCIe 5.0 and CXL 2.0. The post Keeping Hyperscale Data Centers Safe from Security Threats appeared first on From Silicon To Software....

featured paper

Speeding Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

Sponsored by Cadence Design Systems

With growing on-chip RF content, electromagnetic (EM) simulation of passives is critical — from selecting the right RF design candidates to detecting parasitic coupling. Being on-chip, accurate EM analysis requires a tie in to the process technology with process design kits (PDKs) and foundry-certified EM simulation technology. Anything short of that could compromise the RFIC’s functionality. Learn how to get the highest-in-class accuracy and 10X faster analysis.

Click here to download the whitepaper

Featured Chalk Talk

Mom, I Have a Digital Twin? Now You Tell Me?

Sponsored by Cadence Design Systems

Today, one engineer’s “system” is another engineer’s “component.” The complexity of system-level design has skyrocketed with the new wave of intelligent systems. In this world, optimizing electronic system designs requires digital twins, shifting left, virtual platforms, and emulation to sort everything out. In this episode of Chalk Talk, Amelia Dalton chats with Frank Schirrmeister of Cadence Design Systems about system-level optimization.

Click here for more information