editor's blog
Subscribe Now

Virtualizer and HAPS Shake Hands

Numerous systems tend to get used for verifying SoCs, and, with software now in the picture, the range is extended even further. We’ve talked before about the use of simulation, virtual prototypes, emulation, and prototyping as ways of getting both hardware and software to work, and to work together. Including their unification.

Synopsys recently took a move towards unification by bringing their Virtualizer virtual platform tool and their HAPS prototyping tool closer together. What this is means is that a design can be implemented with some parts in Virtualizer and some in HAPS and the two systems can talk to each other while running.

They actually run the SCE-MI 2 interface (traditionally found in the emulator-to-host connection), running over their UMRBus. This allows transactors to speed the interchange of data.

The architecture is very AMBA-centric; much of their DesignWare catalog relies on AMBA, and AMBA is popular, so this isn’t a big surprise. They’re open to other busses on an “ask us and we’ll consider it” basis.

The actual use of the tools isn’t so integrated. The two sides have separate programs that you run to manage them – there isn’t one unified interface that can talk to both sides. But this is partly due to the fact that they don’t traditionally see one person doing the whole thing. In the early stages, system integrators/architects would use the Virtualizer side and FPGA guys would implement the HAPS side; they would tag-team to get it up and running. Once that’s all done, then software programmers could use it (using computers more moderate than those required for the FPGA-building tools, for instance). So a single console might not have an associated use case.

The design partitioning process is also manual (although they could see the future possibility of tagging a design to automatically build the virtual and FPGA sides). Cross-triggering between the two sides is rudimentary.

This capability will be generally available in August. Why announce when they did? I’m guessing because they couldn’t talk the DAC guys into rescheduling the conference to August…

You can find more info in their release

 

Leave a Reply

featured blogs
Apr 24, 2026
A thought experiment in curiosity, confusion, and cosmic consequences....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Analog Output, Isolated Current, & Voltage Sensing Using Isolation Amplifiers
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Simon Goodwin from Vishay and Amelia Dalton chat about analog output, and isolated current and voltage sensing using isolation amplifiers. Simon and Amelia also explore the fundamental principles of current and voltage sensing and the variety of voltage and current sensing solutions offered by Vishay that can get your next design up and running in no time.
Apr 27, 2026
3,889 views