editor's blog
Subscribe Now

Virtualizer and HAPS Shake Hands

Numerous systems tend to get used for verifying SoCs, and, with software now in the picture, the range is extended even further. We’ve talked before about the use of simulation, virtual prototypes, emulation, and prototyping as ways of getting both hardware and software to work, and to work together. Including their unification.

Synopsys recently took a move towards unification by bringing their Virtualizer virtual platform tool and their HAPS prototyping tool closer together. What this is means is that a design can be implemented with some parts in Virtualizer and some in HAPS and the two systems can talk to each other while running.

They actually run the SCE-MI 2 interface (traditionally found in the emulator-to-host connection), running over their UMRBus. This allows transactors to speed the interchange of data.

The architecture is very AMBA-centric; much of their DesignWare catalog relies on AMBA, and AMBA is popular, so this isn’t a big surprise. They’re open to other busses on an “ask us and we’ll consider it” basis.

The actual use of the tools isn’t so integrated. The two sides have separate programs that you run to manage them – there isn’t one unified interface that can talk to both sides. But this is partly due to the fact that they don’t traditionally see one person doing the whole thing. In the early stages, system integrators/architects would use the Virtualizer side and FPGA guys would implement the HAPS side; they would tag-team to get it up and running. Once that’s all done, then software programmers could use it (using computers more moderate than those required for the FPGA-building tools, for instance). So a single console might not have an associated use case.

The design partitioning process is also manual (although they could see the future possibility of tagging a design to automatically build the virtual and FPGA sides). Cross-triggering between the two sides is rudimentary.

This capability will be generally available in August. Why announce when they did? I’m guessing because they couldn’t talk the DAC guys into rescheduling the conference to August…

You can find more info in their release

 

Leave a Reply

featured blogs
Nov 14, 2019
In addition to playing retro games, THEC64 allows you to write your own programs in C64 or VIC 20 BASIC....
Nov 14, 2019
The Cadence Academic Network hosted an Academic Speaker Series event, in collaboration with the Shanghai Site Technical Talk series, in Cadence Shanghai Office. The talk attracted more than 150... [[ Click on the title to access the full blog on the Cadence Community site. ]...
Nov 14, 2019
Scientists, researchers, and data analysts from academia, industry and government agencies will be center stage at SC19 next week in Denver. SC19 is the International Conference for High Performance Computing, Networking, Storage, and Analysis. Next-generation high-performanc...
Nov 13, 2019
By Elven Huang – Mentor, A Siemens Business SRAM debugging at advanced nodes is challenging. With pattern matching and similarity checking, Calibre tools enable designers to more quickly and precisely locate SRAM modification errors and determine the correct fix. Static...
Nov 8, 2019
[From the last episode: we looked at the differences between computing at the edge and in the cloud.] We'€™ve looked at the differences between MCUs and SoCs, but the one major thing that they have in common is that they have a CPU. Now'€¦ anyone can define their own CPU ...