editor's blog
Subscribe Now

The New (Pro)Vocative

OK, going off script here a bit…

English has been much simplified over the years as compared to its long-ago forebears. Yeah, it’s complicated in its irregularity, but structurally, we’ve lost, among other things, the many cases that other languages use to decline their nouns. Those of you that learned German know of the nominative, accusative, dative, and genitive. But there are many other cases in different languages.

One of them is the vocative case. This is used when addressing someone directly. Given two sentences, “Bob will go to the races today,” and “Bob, go to the races today,” the “Bobs” might look different since, in the second sentence, you’re addressing him directly, and so you would use the vocative case.

Well, we seem to have a new vocative in English. Ever notice in emails and forums? When people address each other? They no longer use just the name: now they use “@” plus the name.

Why? Do they really think the person won’t notice their name without the @ sign? Really? Of course not. We’ve survived for centuries using English without the @ sign before names. No, that’s not it. Let’s face it: Twitter came along, and, ever eager to be viewed as early adopters that will jump on anything that might be cool, people have leveraged the @ syntax (which was intended for computer use, not human use, so the system knew where to direct the message) far beyond Twitter.

This brings out the cantankerous in me: it’s just silly. My name is “Bryon”, not “@Bryon.” Are we going to get to the point where Mom or Dad runs out the door at dinnertime to holler, “At Billy, time for dinner!”? (Well, that’s assuming we still let our kids outside to play without constant supervision against the threats that loom everywhere…) Of course not. Or, at least, I sure hope not.

Sorry to be a party pooper, just had to call BS on this one…

Leave a Reply

featured blogs
Dec 1, 2023
Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration) design? Keeping testability in mind when developing a chip makes it simpler to find structural flaws in the chip and make necessary design corrections before the product is shipped to users. T...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

Power and Performance Analysis of FIR Filters and FFTs on Intel Agilex® 7 FPGAs

Sponsored by Intel

Learn about the Future of Intel Programmable Solutions Group at intel.com/leap. The power and performance efficiency of digital signal processing (DSP) workloads play a significant role in the evolution of modern-day technology. Compare benchmarks of finite impulse response (FIR) filters and fast Fourier transform (FFT) designs on Intel Agilex® 7 FPGAs to publicly available results from AMD’s Versal* FPGAs and artificial intelligence engines.

Read more

featured chalk talk

Enable Sustainable Enterprises of the Future
Did you know that buildings are responsible for 40% of global energy consumption and 33% of greenhouse gas emissions? One way we can help both modernize and increase sustainability in our buildings is by adding 10BASE-T1L to our building controllers. In this episode of Chalk Talk, Amelia Dalton chats with Salem Gharbi from Analog Devices about how we can enable sustainable enterprises with ethernet connected building controllers. They examine the10BASE-T1L flexible design solutions that Analog Devices offers, how exiting?building infrastructure can take advantage of 10BASE-T1L and how you can get started on your next sustainable enterprise journey.
Dec 20, 2022
41,029 views