editor's blog
Subscribe Now

Keeping DDR Performance Fresh

DDR memory timing is tricky business. Especially with later versions of the standard, the timing for each memory on a module has to be carefully determined; there’s no such thing as just issuing a read or write to all the chips together. A further problem, however, is that the timing is subject to change based on a number of factors, including environmental conditions and wear-out.

Some companies address this by doing a power-up calibration that involves reading and writing to figure out the optimal timing. But things can still drift as the system warms up or the box gets moved into the sun or the environment changes for any of a number of other reasons.

Uniquify, a company whose business has morphed from ASIC design services into an IP company (with further evolution underway) has earned a patent on dynamic recalibration – the ability to keep tuning the timing during use. The prior barrier had been the fact that writing to the memory for calibration purposes is destructive. That’s not a problem at startup, before anyone has started using memory, but while the system is running, the application has control of the memory, and there is little appetite for setting a bit of it aside for use only by calibration.

Uniquify’s approach was to use application memory, but copy and store the current contents of the calibration location, do the calibration, and then replace the contents so that the application never notices it missing. The timing of this recalibration can be set to coincide with refresh or at some other designer-defined interval.

The calibration looks both for drift in the timing window as well as changes to the width of that window. Each recalibration finds the edges of the window and recenters the strobe. But if the window closes, then a specific error is flagged.

You can find out more in their latest release.

Leave a Reply

featured blogs
Mar 20, 2023
Learn how to design security into high-bandwidth DDR memory interfaces and protect DRAM devices & data from memory-scraping attacks like Rowhammer & RAMbleed. The post Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks appeared first on New Horizons...
Mar 20, 2023
Electronic design has evolved over the years to provide methods for optimizing power, space, and energy needs for the most demanding market applications in areas including hyperscale computing, consumer, 5G communications, automotive, mobile, aerospace, industrial, and health...
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

Machine Learning at the Edge: Applications and Challenges
Machine learning at the TinyEdge is the way of the future but how we incorporate machine learning into our designs can take a variety of different forms. In this episode of Chalk Talk, Amelia chats with Dan Kozin from Silicon Labs about how you can add machine learning to your next design. They investigate what machine learning workflows look like, what machine learning tools you can utilize and the key challenges you will encounter as a machine learning developer.
Oct 20, 2022
19,928 views