editor's blog
Subscribe Now

Graychip Alternatives

Chips that have reached, or are approaching, their end of life have been a perennial problem for systems makers for years. And the solutions have varied over time, with lifetime buys or the selling of the chip design to another company specializing in keeping older technology alive for longer than the original maker is interested in.

I remember seeing an email years ago from a Japanese customer that had decided they needed more of a long-obsolete chip. Their simple request was, “Can you please open up that fab again and make us some more? Kthanxbai.” The expectation was that a customer would never be told, “No,” and that we would re-open the old line, re-install the long-gone process, and make them some more chips. Now… I’m pretty customer-centric, but come on guys… But I digress.

RFEL has announced a new variant on substituting TI’s aging Graychip low-level DSP products: they reproduce the behavior in an FPGA. And there’s some nuance here: it’s actually not correct to say that it’s the behavior they duplicate – it’s the parameters. They may actually use a different algorithm, but they develop it using Matlab, and they use the Matlab models to prove to the customer that the parameters match those of the original Graychip devices.

Of course, this isn’t a pin-for-pin drop-in production replacement; it tends to get worked into a revision when it’s not worth completely re-architecting old functionality that works. It can, however, be a cost reduction.

They support both Altera and Xilinx, although they can’t use the same design for both… of course…

You can find more info in their release

Leave a Reply

featured blogs
Jan 25, 2021
A mechanical look at connector skew in your systems.  Electrical and Mechanical requirements collide when looking at interconnects in your electrical system. What can you do about it, how do you plan for it, and how do you pick the most rugged solution that still carries...
Jan 25, 2021
There is a whole portfolio of official "best of CES" awards, 14 of them this year. Of course, every publication lists its own best-of list, but the official CES awards are judged by... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

featured chalk talk

Single Pair Ethernet

Sponsored by Mouser Electronics and Phoenix Contact

Single-pair Ethernet is revolutionizing industrial system design, with new levels of performance and simplicity. But, before you make the jump, you need to understand the options for cables, connectors, and other infrastructure. In this episode of Chalk Talk, Amelia Dalton chats with Lyndsey Walling of Phoenix Contact about the latest in single-pair Ethernet for industrial applications.

Click here for more information about Phoenix Contact Single Pair Ethernet (SPE) Connectors