editor's blog
Subscribe Now

Taking the Temperature

Three of this year’s ISSCC’s sensor papers related to temperature sensors, although with different approaches and goals.

The first of them addresses the needs of tough environments such as those that automotive and military applications require. Their main motivator was the fact that, at high temperatures, traditional on-chip bipolar junction transistor (BJT) temperature sensors become much less accurate, so designers end up opting for off-chip thermistors and such.

So their idea was not to measure temperature through transistor characteristics, but rather to measure the thermal diffusivity – how fast heat travels, which is proportional to the -1.8 power of the absolute temperature. Measuring the diffusivity is conceptually easy: have a heat source (a resistor) and measure how long the heat takes to travel through the silicon to a nearby thermopile.

Rather than just measuring time, however, the resistor is pulsed and the response is detected as a low-frequency signal. When the temperature changes, it takes more or less time for the signal to reach the sensor, resulting in a phase shift in the signal.

The challenge here is that the frequency needs to be accurate, requiring an accurate time base. To avoid that, they did a second such sensor as a reference, this time including an oxide trench between the resistor and sensor. Now the heat has to go through the oxide en route, and the oxide thermal diffusion is about 100 times less that than of silicon, and is about 20 times less dependent on the absolute temperature. Using this as a reference, they were able to cancel out variations.

Combined with a factory room-temperature trim that took care of trench spread variation, they achieved a 0.4 °C accuracy.

They noted that SOI works better for this because the underlying oxide lets less of the heat leak away, making the whole thing more sensitive.

They did acknowledge that power is a bit of an issue for this approach…

You can find more detail on this in Session 11.5 of the proceedings.

Meanwhile, two other on-chip sensors relied on measuring ratios to nail the temperature. The first was intended for use in RFIDs, allowing temperature measurements to be sensed by an RFID reader. It therefore needed to be quick and energy efficient.

Their approach measures the ratio of the VBE of a p-type BJT against the difference in the VBEs of two different p-type BJTs. VBE goes down as temperature increases, giving it the cryptic-sounding name complementary-to-absolute-temperature, or CTAT. The VBE difference, however, goes up with rising temperature, making it proportional-to-absolute-temperature, or PTAT.

The ratio is known to vary from 6 to 28 over the military temperature range, so measuring that ratio lets them figure out the temperature. They used a two-step process here, with successive approximation (SAR) giving them a coarse reading, followed by a “zoom” ΔΣ ADC.

Their resulting accuracy was 0.15 °C. The circuit draws 3.4 µA, higher than some other works, but it operates very quickly, providing a lower energy-per-conversion (as a figure of merit) compared to prior works.

You can get more detail on this work in Session 11.7 of the proceedings.

The last BJT ratiometric approach was presented by Intel. Their use model is different, since they’re trying to measure various hot spots on the chip so that they can throttle or even shut things down if they get too hot. The problem is that the exact location of the hot spots is typically not known until very late in the process – possibly even after first silicon, so the sensors must be small enough to insert and move around at the last minute.

They also need them to be fast. They refer to the need to measure “gradients,” which highlights the fact that “gradient” has two meanings. There’s a lot of discussion these days about the effects of temperature gradients across a die – here we refer to the fact that two different points have different temperatures, and that there’s a gradient in the silicon between them.

However, the Intel paper uses “gradient” to refer to the dynamic change in temperature over time. Because they want to be able to detect sharp rises in temperature, the sensor has to work quickly enough to identify such spikes. They can, however, tolerate more error: ±1 °C near throttle temperatures, and even more at lower temperatures.

The ratio they chose was different from that of the prior paper: they used a bandgap reference to generate a CTAT VBE and a temperature-independent reference voltage. They turned the voltages into frequencies that drove counters; the ratio was available from the counters. Further chopping was done to eliminate mismatch errors and noise, taking the noise level down from 0.73 °C to 0.19 °C.

More information on this paper can be found in Session 11.8 of the proceedings.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

ROHM's 4th Generation SiC MOSFET
In this episode of Chalk Talk, Amelia Dalton and Ming Su from ROHM Semiconductor explore the benefits of the ROHM’s 4th generation of silicon carbide MOSFET. They investigate the switching performance, capacitance improvement, and ease of use of this new silicon carbide MOSFET family.
Jun 26, 2023
33,827 views