editor's blog
Subscribe Now

A Mysterious New Roll-On Material… or Two 2

Back when we looked at organic semiconductors, CMOS was a hard thing to do because the standard organic materials were generally p-type. Meaning that organic circuits would consume more power.

A couple of news items have come out recently describing a mysterious material developed by Polyera. The first release was from Norwegian company Thinfilms; they had worked with PARC on developing organic CMOS technology and ultimately announced printed addressable memories that incorporated the Polyera material. “Printable” in this case refers to a so-called “gravure” process, which means it uses a roller (not an inkjet or some other writing means).

The second announcement was from Imec, who announced a higher-efficiency solar cell that incorporated a Polyera “proprietary” material.

I had seen some information on the Thinfilm work even before their Polyera announcement, and I checked in with them. And they didn’t have anything to say until the collaboration with Polyera was officially announced. Once they had outed Polyera, I checked with Polyera to confirm that they had developed an n-type printable material and, if so, what it was.

They confirmed that they did have an n-type material. And as to what it is? It’s this novel material they call “proprietary.” Yeah, they’re being coy. They say that they have “… a few different classes of n-type semiconductor materials, both polymer and small molecule.” They also provided this bit of clueage: “… we develop materials (which are often powders), and then formulate them into inks to enable them to be applied. A given powder can have many different formulations depending on lots of different things (the deposition method, other materials in the device stack, etc.)” In fact, the specific formulation they use for ThinFilm will be exclusive to ThinFilm.

In general, their website lists a number of p-type and n-type materials, mostly as powder, a couple as inkjet, and one that’s “spincoatable.”

However, when I asked whether the solar cell material was the same (more or less), they responded that, “…our OPV and OTFT materials are quite distinct from each other.” And again we’re left wondering about the details. But the work that they did with imec related to a “bulk heterojunction” formulation. This is where n- and p-type materials are mixed together and deposited, and which then separate into distinct p and n regions closely separated. The idea here is that, once a photon has created an electron/hole pair (an exciton), you need a pn junction close by to separate the two so they don’t simply recombine. That’s what these closely-spaced n and p islands try to accomplish. And Polyera is somewhere in that blend.

You can find out more about the ThinFilm announcement here and the imec announcement here.

Leave a Reply

featured blogs
Nov 27, 2023
Qualcomm Technologies' SVP, Durga Malladi, talks about the current benefits, challenges, use cases and regulations surrounding artificial intelligence and how AI will evolve in the near future....
Nov 27, 2023
Employees of our Cadence Cork team recently volunteered to be part of an exciting journey with our learners from Age Action. Age Action is Ireland's leading advocacy organization for older people and aging. The organization provides practical programs to support older pe...
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

Dramatically Improve PPA and Productivity with Generative AI

Sponsored by Cadence Design Systems

Discover how you can quickly optimize flows for many blocks concurrently and use that knowledge for your next design. The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, AI-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and generative AI features within Cadence Cerebrus Explorer will intelligently optimize the design to meet the power, performance, and area (PPA) goals in a completely automated way.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alif’s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
13,483 views