editor's blog
Subscribe Now

ESD on High-Frequency RF Circuits

In our recent piece on board-level ESD protection, I noted that, while the board is protected during actual usage, chip-level ESD protection is focused more on what might happen to the chip during handling, before it’s inserted into its final board resting place.

Such chip-level ESD circuits are mostly standard, typically involving some kind of diode breakdown to shunt excess energy. But this is apparently a dicier deal with RF circuits, since plain vanilla ESD circuits can degrade the RF performance.

TSMC and imec recently worked on two alternatives to protect low-breakdown oxides in 60-GHz RF circuits. Both involve resonant circuits; one has two diodes, the other none – it essentially has a shunt inductor.

As reported, both circuits provide charged-device model protection with minimal disturbance to the RF specs – “minimal” meaning small enough to be considered not affected.

More info on imec’s site

Leave a Reply

featured blogs
Jan 25, 2021
A mechanical look at connector skew in your systems.  Electrical and Mechanical requirements collide when looking at interconnects in your electrical system. What can you do about it, how do you plan for it, and how do you pick the most rugged solution that still carries...
Jan 25, 2021
There is a whole portfolio of official "best of CES" awards, 14 of them this year. Of course, every publication lists its own best-of list, but the official CES awards are judged by... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Jan 22, 2021
I was recently introduced to the concept of a tray that quickly and easily attaches to your car'€™s steering wheel (not while you are driving, of course). What a good idea!...
Jan 20, 2021
Explore how EDA tools & proven IP accelerate the automotive design process and ensure compliance with Automotive Safety Integrity Levels & ISO requirements. The post How EDA Tools and IP Support Automotive Functional Safety Compliance appeared first on From Silicon...

featured paper

Overcoming Signal Integrity Challenges of 112G Connections on PCB

Sponsored by Cadence Design Systems

One big challenge with 112G SerDes is handling signal integrity (SI) issues. By the time the signal winds its way from the transmitter on one chip to packages, across traces on PCBs, through connectors or cables, and arrives at the receiver, the signal is very distorted, making it a challenge to recover the clock and data-bits of the information being transferred. Learn how to handle SI issues and ensure that data is faithfully transmitted with a very low bit error rate (BER).

Click here to download the whitepaper

featured chalk talk

High-Performance Test to 70 GHz

Sponsored by Samtec

Today’s high-speed serial interfaces with PAM4 present serious challenges when it comes to test. Eval boards can end up huge, and signal integrity of the test point system is always a concern. In this episode of Chalk Talk, Amelia Dalton chats with Matthew Burns of Samtec about the Bullseye test point system, which can maintain signal integrity up to 70 GHz with a compact test point footprint.

Click here for more information about Samtec’s Bulls Eye® Test System