editor's blog
Subscribe Now

Virtual Platforms for a Non-FPGA

Xilinx has a new challenge on their hands. It’s called “software.” And at ARM TechCon, they announced their software enablement initiative for Zynq.

Of course, this is the same challenge any SoC project has. And SoC designers have a variety of tools to help with this, from virtual platforms to emulators. These allow software development to get up and running before the actual silicon is available.

What’s new is that Xilinx has their spiffy new Zynq family featuring the ARM Cortex A9 MPcore – one or more copies. And it’s just itching to run some software. And so they should naturally be able to take advantage of the infrastructure that’s there for SoCs.

Except for one thing: SoC tools cost money. FPGA tools don’t.

OK, technically, they do cost money… but no one pays. (What? You actually paid? Hahahahahaha…)

So… getting FPGA users to pay SoC bucks for tools is a tough sell.

Instead, Xilinx announced two things it’s trying in order to help out.

On one front, they’re actually trying not to market Zynq so much as an FPGA: instead, it’s a processor platform with some configurable logic on there. Nope, not an FPGA at all.

On the other front, amongst other components of the toolchain, they’ve made three flavors of virtual platform available, in conjunction with Cadence and Imperas.

For the thrifty open-source types, they’ve got a QEMU offering. The next rung up is for software developers getting their software to work on a fixed configuration. They call this the Zynq-7000 EPP – Software Developer Bundle.

The top-of-the-line is for those tasked with developing the platform model that those software developers will use: This is the Zynq-7000 EPP – System Creator Bundle.

The difference is that those last guys can play with the platform architecture, adding and removing models. The mid-range bundle has a fixed configuration; you can only develop software on it.

Cadence involvement comes through the virtual platform itself and most of the peripheral models. The A9 model comes via Imperas (a fact not public as of the ARM TechCon discussion, but subsequently revealed).

You can find more information on the Xilinx site

Leave a Reply

featured blogs
Sep 28, 2022
Learn how our acquisition of FishTail Design Automation unifies end-to-end timing constraints generation and verification during the chip design process. The post Synopsys Acquires FishTail Design Automation, Unifying Constraints Handling for Enhanced Chip Design Process app...
Sep 28, 2022
You might think that hearing aids are a bit of a sleepy backwater. Indeed, the only time I can remember coming across them in my job at Cadence was at a CadenceLIVE Europe presentation that I never blogged about, or if I did, it was such a passing reference that Google cannot...
Sep 22, 2022
On Monday 26 September 2022, Earth and Jupiter will be only 365 million miles apart, which is around half of their worst-case separation....

featured video

Embracing Photonics and Fiber Optics in Aerospace and Defense Applications

Sponsored by Synopsys

We sat down with Jigesh Patel, Technical Marketing Manager of Photonic Solutions at Synopsys, to learn the challenges and benefits of using photonics in Aerospace and Defense systems.

Read the Interview online

featured paper

Algorithm Verification with FPGAs and ASICs

Sponsored by MathWorks

Developing new FPGA and ASIC designs involves implementing new algorithms, which presents challenges for verification for algorithm developers, hardware designers, and verification engineers. This eBook explores different aspects of hardware design verification and how you can use MATLAB and Simulink to reduce development effort and improve the quality of end products.

Click here to read more

featured chalk talk

Solutions for Heterogeneous Multicore

Sponsored by Siemens Digital Industries Software

Multicore processing is more popular than ever before but how do we take advantage of this new kind of processing? In this episode of Chalk Talk, Jeff Hancock from Siemens and Amelia Dalton investigate the challenges inherent in multicore processing, the benefits of hypervisors and multicore frameworks, and what you need to consider when choosing your next multicore processing solution.

Click here for more information about Multicore Enablement: Enabling today’s most advanced MPSoC systems