editor's blog
Subscribe Now

Fighting Fire with Fire?

Microscopy doesn’t get much attention in the general tech press (although we’re used to seeing really cool pictures taken by scanning electron microscopes (SEMs), whether they’re FinFET cross-sections or nematodes up close).

But in a wafer production line, you need inspection to identify, for example, whether a mask has a defect that could cause yield loss. You can see such defects using different light wavelengths, but the folks at Lawrence Berkeley have remarked that the wavelength makes a big difference in how things look.

So logic would suggest that, if you are looking for issues that will affect EUV exposure, then you should look at the target using the same light: EUV. So they’ve announced a project to develop what they call “the worlds most advanced [EUV] microscope,” called SHARP (Semiconductor High-NA Actinic Reticle Review Project… really??)

Lest this sound like no big deal, it will take 1½ years and $4.1M to do. And there are numerous technical challenges that parallel those of their photolithographic brethren (although at least they don’t have to develop a high-volume production source of EUV photons…). Most materials absorb EUV light, so you can’t use glass lenses; you have to use mirrors. Bizarrely, the lenses are “only slightly wider than a single human hair,” with high quality images magnified by up to 2000x.

More details on the features they’re designing can be found in their release

Leave a Reply

featured blogs
Jul 20, 2024
If you are looking for great technology-related reads, here are some offerings that I cannot recommend highly enough....

featured video

How NV5, NVIDIA, and Cadence Collaboration Optimizes Data Center Efficiency, Performance, and Reliability

Sponsored by Cadence Design Systems

Deploying data centers with AI high-density workloads and ensuring they are capable for anticipated power trends requires insight. Creating a digital twin using the Cadence Reality Digital Twin Platform helped plan the deployment of current workloads and future-proof the investment. Learn about the collaboration between NV5, NVIDIA, and Cadence to optimize data center efficiency, performance, and reliability. 

Click here for more information about Cadence Data Center Solutions

featured paper

Navigating design challenges: block/chip design-stage verification

Sponsored by Siemens Digital Industries Software

Explore the future of IC design with the Calibre Shift left initiative. In this paper, author David Abercrombie reveals how Siemens is changing the game for block/chip design-stage verification by moving Calibre verification and reliability analysis solutions further left in the design flow, including directly inside your P&R tool cockpit. Discover how you can reduce traditional long-loop verification iterations, saving time, improving accuracy, and dramatically boosting productivity.

Click here to read more

featured chalk talk

FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds -- Samtec and Mouser
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate the challenges of routing high speed data over lossy PCBs. They also discuss the benefits that Samtec’s Flyover® cable assembly systems bring to data center and embedded designs and how Samtec is furthering innovation with their high speed interconnect solutions. 
Apr 15, 2024
13,815 views