editor's blog
Subscribe Now

Fighting Fire with Fire?

Microscopy doesn’t get much attention in the general tech press (although we’re used to seeing really cool pictures taken by scanning electron microscopes (SEMs), whether they’re FinFET cross-sections or nematodes up close).

But in a wafer production line, you need inspection to identify, for example, whether a mask has a defect that could cause yield loss. You can see such defects using different light wavelengths, but the folks at Lawrence Berkeley have remarked that the wavelength makes a big difference in how things look.

So logic would suggest that, if you are looking for issues that will affect EUV exposure, then you should look at the target using the same light: EUV. So they’ve announced a project to develop what they call “the worlds most advanced [EUV] microscope,” called SHARP (Semiconductor High-NA Actinic Reticle Review Project… really??)

Lest this sound like no big deal, it will take 1½ years and $4.1M to do. And there are numerous technical challenges that parallel those of their photolithographic brethren (although at least they don’t have to develop a high-volume production source of EUV photons…). Most materials absorb EUV light, so you can’t use glass lenses; you have to use mirrors. Bizarrely, the lenses are “only slightly wider than a single human hair,” with high quality images magnified by up to 2000x.

More details on the features they’re designing can be found in their release

Leave a Reply

featured blogs
Apr 11, 2021
https://youtu.be/D29rGqkkf80 Made in "Hawaii" (camera Ziyue Zhang) Monday: Dynamic Duo 2: The Sequel Tuesday: Gall's Law and Big Ball of Mud Wednesday: Benedict Evans on Tech in 2021... [[ Click on the title to access the full blog on the Cadence Community sit...
Apr 8, 2021
We all know the widespread havoc that Covid-19 wreaked in 2020. While the electronics industry in general, and connectors in particular, took an initial hit, the industry rebounded in the second half of 2020 and is rolling into 2021. Travel came to an almost stand-still in 20...
Apr 7, 2021
We explore how EDA tools enable hyper-convergent IC designs, supporting the PPA and yield targets required by advanced 3DICs and SoCs used in AI and HPC. The post Why Hyper-Convergent Chip Designs Call for a New Approach to Circuit Simulation appeared first on From Silicon T...
Apr 5, 2021
Back in November 2019, just a few short months before we all began an enforced… The post Collaboration and innovation thrive on diversity appeared first on Design with Calibre....

featured video

Meeting Cloud Data Bandwidth Requirements with HPC IP

Sponsored by Synopsys

As people continue to work remotely, demands on cloud data centers have never been higher. Chip designers for high-performance computing (HPC) SoCs are looking to new and innovative IP to meet their bandwidth, capacity, and security needs.

Click here for more information

featured paper

Understanding the Foundations of Quiescent Current in Linear Power Systems

Sponsored by Texas Instruments

Minimizing power consumption is an important design consideration, especially in battery-powered systems that utilize linear regulators or low-dropout regulators (LDOs). Read this new whitepaper to learn the fundamentals of IQ in linear-power systems, how to predict behavior in dropout conditions, and maintain minimal disturbance during the load transient response.

Click here to download the whitepaper

featured chalk talk

TI Robotics System Learning Kit

Sponsored by Mouser Electronics and Texas Instruments

Robotics projects can get complicated quickly, and finding a set of components, controllers, networking, and software that plays nicely together is a real headache. In this episode of Chalk Talk, Amelia Dalton chats with Mark Easley of Texas Instruments about the TI-RSLK Robotics Kit, which will get you up and running on your next robotics project in no time.

Click here for more information about the Texas Instruments TIRSLK-EVM Robotics System Lab Kit