editor's blog
Subscribe Now

Power Contributors

At the recent Si2 conference, there was an interesting presentation by IBM’s David Hathaway on what is hoped to be a better way of approaching power modeling at the technology level.

He said that power modeling can be approached differently from delay modeling. With delay, there are numerous effects that combine in complex, non-linear ways, and so a full characterization of each cell is necessary. But with power, because interpolation is risky, many more points are needed, making full characterization a really time-consuming chore.

The good news, he proposed, is that the elements contributing to power can be separated out as more or less orthogonal to each other. Specific power contributors can be isolated, and then each cell can be defined in terms of its contributors. Only the contributors have to be characterized (tens of tests rather than hundreds), and then they can be summed cell by cell.

In an experiment to test this theory out, they compared the calculated value with full-up actual values. 95% of the simulations that would have normally been needed were eliminated, and the average error was 0.073%, with the worst-case error being 3.64%.

There’s more work to be done both at the dynamic and leakage level, but it felt like there’s some promise to this approach, with the potential of making it easier to create new technology models.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
17,465 views