editor's blog
Subscribe Now

Serial Protocol Chameleon

We recently looked at Tektronix’s strategy for their new Veridae acquisition, but we also looked more broadly at their overall focuses, one of which is on serial links. They recently demonstrated a platform for testing such links.

There’s been a tendency for test boxes to be confined to individual protocols or families of protocols; their main point here is the integration of numerous protocols in the one box. Specifically, they list as examples Ethernet, Fibre Channel, Common Public Radio Interface (CPRI), and Serial Front Panel Data Port (FPDP). Or any combination of those.

But they also have a means for users to define their own protocols.

The other thing that tends to create a multiplicity of boxes on the benchtop is the function: pattern generators, for example, are different from analyzers. Their proposal is that a single box can act as protocol analyzer, traffic generator, system stress tester, or bit-error-rate tester – or any combination of those.

But don’t go looking for this just yet on the shelves of your neighborhood protocol analyzer dealer. This was a technology demonstration at ESC Boston. Although, it almost sounds like a product isn’t far behind…

More info in their release… (and hopefully more when released)

Leave a Reply

featured blogs
Sep 23, 2020
The great canning lid shortage of 75, the great storm of 87, the great snow of 54, the great freeze of 48... will we one day be talking about the great toilet roll shortage of 2020?...
Sep 23, 2020
CadenceLIVE 2020 India, our first digital conference held on 9-10 September and what an event it was! With 75 technical paper presentations, four keynotes, a virtual exhibition area, and fun... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Sep 22, 2020
I am a child of the 80s.  I grew up when the idea of home computing was very new.  My first experience of any kind of computer was an Apple II that my Dad brought home from work. It was the only computer his company possessed, and every few weeks he would need to cr...
Sep 18, 2020
[From the last episode: We put the various pieces of a memory together to show the whole thing.] Before we finally turn our memory discussion into an AI discussion, let'€™s take on one annoying little detail that I'€™ve referred to a few times, but have kept putting off. ...

Featured Video

Product Update: PVT Monitor IP

Sponsored by Synopsys

Join Rupal Gandhi to learn about silicon-proven process monitors and voltage/temperature sensor IP from Synopsys. PVT monitors provide real-time feedback to SoC designers.

Click here for more information about DesignWare Foundation IP: Embedded Memories, Logic Libraries & GPIO

Featured Paper

The Cryptography Handbook

Sponsored by Maxim Integrated

The Cryptography Handbook is designed to be a quick study guide for a product development engineer, taking an engineering rather than theoretical approach. In this series, we start with a general overview and then define the characteristics of a secure cryptographic system. We then describe various cryptographic concepts and provide an implementation-centric explanation of physically unclonable function (PUF) technology. We hope that this approach will give the busy engineer a quick understanding of the basic concepts of cryptography and provide a relatively fast way to integrate security in his/her design.

Click here to download the whitepaper

Featured Chalk Talk

LPC5500 MCU Series

Sponsored by Mouser Electronics and NXP

Security is key in today’s edge designs, but where to start with designing-in security? Ad-hoc security strategies are recipes for disaster. In this episode of Chalk Talk, Amelia Dalton chats with Brendon Slade of NXP about the powerful new LPC5500 series of MCUs from NXP that have great performance and security designed in from the ground up.

Click here for more information about NXP Semiconductors LPC5500 Series Arm® Cortex®-M33 Microcontrollers