editor's blog
Subscribe Now

Serial Protocol Chameleon

We recently looked at Tektronix’s strategy for their new Veridae acquisition, but we also looked more broadly at their overall focuses, one of which is on serial links. They recently demonstrated a platform for testing such links.

There’s been a tendency for test boxes to be confined to individual protocols or families of protocols; their main point here is the integration of numerous protocols in the one box. Specifically, they list as examples Ethernet, Fibre Channel, Common Public Radio Interface (CPRI), and Serial Front Panel Data Port (FPDP). Or any combination of those.

But they also have a means for users to define their own protocols.

The other thing that tends to create a multiplicity of boxes on the benchtop is the function: pattern generators, for example, are different from analyzers. Their proposal is that a single box can act as protocol analyzer, traffic generator, system stress tester, or bit-error-rate tester – or any combination of those.

But don’t go looking for this just yet on the shelves of your neighborhood protocol analyzer dealer. This was a technology demonstration at ESC Boston. Although, it almost sounds like a product isn’t far behind…

More info in their release… (and hopefully more when released)

Leave a Reply

featured blogs
Apr 16, 2024
The accelerated innovations in semiconductor design have raised customers' expectations of getting smaller, faster, high-quality SoCs at lower costs. However, as a result, the SoC designs are getting complex, resulting in intricate design simulations and explosive data g...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Littelfuse Protection IC (eFuse)
If you are working on an industrial, consumer, or telecom design, protection ICs can offer a variety of valuable benefits including reverse current protection, over temperature protection, short circuit protection, and a whole lot more. In this episode of Chalk Talk, Amelia Dalton and Pete Pytlik from Littelfuse explore the key features of protection ICs, how protection ICs compare to conventional discrete component solutions, and how you can take advantage of Littelfuse protection ICs in your next design.
May 8, 2023
40,796 views