editor's blog
Subscribe Now

When Greater Extinction Is a Good Thing

Earlier this year we got some comment from French research consortium Leti on the photonics research they were doing and where they saw it going.

More recently, they’ve announced that their HELIOS project was able to achieve the first-ever 40 Gb/s optical modulator having  an extinction ratio (more or less like the noise margin, the power difference between a logic 0 and a logic 1 – why optical needs a different vocabulary, I don’t know…) of 10 db.

This was done on a CMOS-friendly process for straightforward integration with other circuits.

I asked what was done differently to achieve this, and they were somewhat coy, noting a “well-mastered design.” More specifically, “To insure a precise doping profile [, which] is mandatory for silicon depletion modulators, the patented self-alignment technique gave a well defined junction. Then optimization of the doping and fabrication of thick electrodes helped to achieve this [result] as well as optimized design for the RF electrodes.” They’re promising higher RF speeds in the future.

I also asked whether this was a proof-of-concept project, or whether the result was transferrable to commercial use. They said they used standard processing techniques, getting good yields on 200-mm wafers, so that, whenever the market is ready, this can be moved into production.

More info on their release

Leave a Reply

featured blogs
Jun 6, 2023
At this year's DesignCon, Meta held a session on '˜PowerTree-Based PDN Analysis, Correlation, and Signoff for MR/AR Systems.' Presented by Kundan Chand and Grace Yu from Meta, they talked about power integrity (PI) analysis using Sigrity Aurora and Power Integrity tools such...
Jun 2, 2023
I just heard something that really gave me pause for thought -- the fact that everyone experiences two forms of death (given a choice, I'd rather not experience even one)....
Jun 2, 2023
Explore the importance of big data analytics in the semiconductor manufacturing process, as chip designers pull insights from throughout the silicon lifecycle. The post Demanding Chip Complexity and Manufacturing Requirements Call for Data Analytics appeared first on New Hor...

featured video

Automatically Generate, Budget and Optimize UPF with Synopsys Verdi UPF Architect

Sponsored by Synopsys

Learn to translate a high-level power intent from CSV to a consumable UPF across a typical ASIC design flow using Verdi UPF Architect. Power Architect can focus on the efficiency of the Power Intent instead of worrying about Syntax & UPF Semantics.

Learn more about Synopsys’ Energy-Efficient SoCs Solutions

featured paper

EC Solver Tech Brief

Sponsored by Cadence Design Systems

The Cadence® Celsius™ EC Solver supports electronics system designers in managing the most challenging thermal/electronic cooling problems quickly and accurately. By utilizing a powerful computational engine and meshing technology, designers can model and analyze the fluid flow and heat transfer of even the most complex electronic system and ensure the electronic cooling system is reliable.

Click to read more

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
3,955 views