editor's blog
Subscribe Now

When Greater Extinction Is a Good Thing

Earlier this year we got some comment from French research consortium Leti on the photonics research they were doing and where they saw it going.

More recently, they’ve announced that their HELIOS project was able to achieve the first-ever 40 Gb/s optical modulator having  an extinction ratio (more or less like the noise margin, the power difference between a logic 0 and a logic 1 – why optical needs a different vocabulary, I don’t know…) of 10 db.

This was done on a CMOS-friendly process for straightforward integration with other circuits.

I asked what was done differently to achieve this, and they were somewhat coy, noting a “well-mastered design.” More specifically, “To insure a precise doping profile [, which] is mandatory for silicon depletion modulators, the patented self-alignment technique gave a well defined junction. Then optimization of the doping and fabrication of thick electrodes helped to achieve this [result] as well as optimized design for the RF electrodes.” They’re promising higher RF speeds in the future.

I also asked whether this was a proof-of-concept project, or whether the result was transferrable to commercial use. They said they used standard processing techniques, getting good yields on 200-mm wafers, so that, whenever the market is ready, this can be moved into production.

More info on their release

Leave a Reply

featured blogs
Nov 27, 2023
Most design teams use the schematic-driven connectivity-aware environment of Virtuoso Layout XL. However, due to the reuse of legacy designs, third-party tools, and the flexibility of the Virtuoso platform, a design can lose binding and connectivity. Despite the layout being ...
Nov 27, 2023
Qualcomm Technologies' SVP, Durga Malladi, talks about the current benefits, challenges, use cases and regulations surrounding artificial intelligence and how AI will evolve in the near future....
Nov 27, 2023
See how we're harnessing generative AI throughout our suite of EDA tools with Synopsys.AI Copilot, the world's first GenAI capability for chip design.The post Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design appeared first on Chip Design....
Nov 6, 2023
Suffice it to say that everyone and everything in these images was shot in-camera underwater, and that the results truly are haunting....

featured video

TDK CLT32 power inductors for ADAS and AD power management

Sponsored by TDK

Review the top 3 FAQs (Frequently Asked Questions) regarding TDK’s CLT32 power inductors. Learn why these tiny power inductors address the most demanding reliability challenges of ADAS and AD power management.

Click here for more information

featured paper

3D-IC Design Challenges and Requirements

Sponsored by Cadence Design Systems

While there is great interest in 3D-IC technology, it is still in its early phases. Standard definitions are lacking, the supply chain ecosystem is in flux, and design, analysis, verification, and test challenges need to be resolved. Read this paper to learn about design challenges, ecosystem requirements, and needed solutions. While various types of multi-die packages have been available for many years, this paper focuses on 3D integration and packaging of multiple stacked dies.

Click to read more

featured chalk talk

Introduction to the i.MX 93 Applications Processor Family
Robust security, insured product longevity, and low power consumption are critical design considerations of edge computing applications. In this episode of Chalk Talk, Amelia Dalton chats with Srikanth Jagannathan from NXP about the benefits of the i.MX 93 application processor family from NXP can bring to your next edge computing application. They investigate the details of the edgelock secure enclave, the energy flex architecture and arm Cortex-A55 core of this solution, and how they can help you launch your next edge computing design.
Oct 23, 2023
4,421 views