editor's blog
Subscribe Now

Photonics at Leti

CEA-Leti, a French research consortium, reviewed their technology projects during Semicon West last week. I got a chance to speak with Leti’s Hughes Metras afterwards to talk a bit about their photonics work.

They see light as being a useful data conduit when information at the rate of around 10 Mbps needs to be carried over 1 km. Using that product – 10 Gbps-m – as a threshold, it means that for small distances on the order of 1 mm, you need to be transferring data at the rate of about 10 Tbps. We’re certainly not there yet – he sees that happening 5-10 years from now.

Their focus is on silicon integration because of the rapid cost improvements that tend to accrue to things associated with silicon just because of the high volumes produced. They’ve worked on all of the individual photonic components, and are now starting to assemble them into systems. They’ve solicited projects from a number of companies and organizations doing work in this area to combine onto multi-project wafers. That not only makes better use of the wafers, but also provides a variety of configurations that help to push the technology in different directions.

When we looked at optical design tools before, we noted that neither Code V nor LightTools could be used to design photonics. I asked about tools: Mr. Metras sees photonics design being incorporated into standard EDA tools. Right now they’re developing PDKs, process rules, and IP blocks, but no standard commercial tools have picked this up yet.

Work in this area is extending beyond consortia. A number of unnamable IDMs are doing work to combine photonics with CMOS, and Leti hopes to announce a major partnership early next year.

A brief summary of Leti’s photonics work can be found here

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTekā€™s design process usually relies on human intuition, but with Cadenceā€™s Optimality Intelligent System Explorer and Clarity 3D Solver, theyā€™ve increased design productivity by 75X. The Optimality Explorerā€™s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

The Future of Intelligent Devices is Here
Sponsored by Alif Semiconductor
In this episode of Chalk Talk, Amelia Dalton and Henrik Flodell from Alif Semiconductor explore the what, where, and how of Alifā€™s Ensemble 32-bit microcontrollers and fusion processors. They examine the autonomous intelligent power management, high on-chip integration and isolated security subsystem aspects of these 32-bit microcontrollers and fusion processors, the role that scalability plays in this processor family, and how you can utilize them for your next embedded design.
Aug 9, 2023
29,890 views