editor's blog
Subscribe Now

Keep it in Software

In the domain of deciding which embedded functionality should go in hardware and which in software, some architects have a philosophy of keeping as much in software as possible. That’s because software is inherently much more flexible than hardware. Even if you’re using an FPGA, there’s always the, “what if it doesn’t route?” fear. With software, as long as it fits in the allocated code store, you can do anything you want.

This is, of course, part of the motivation of software-define radio (SDR). Years ago, I would hear SDR articulated as a godsend to the military so that they could manage their complex communications more readily.

Now it’s starting to look viable for cell phones. Icera, acquired by Nvidia, is there, and CEVA has just made a couple of SDR-related announcements.

The first relates to GPS: rather than adding hardware to implement GPS, CEVA partner CellGuide proposes to implement a software version, which requires no new hardware. The GPS function would run as a lower-priority function in the background, ceding to calls and browsing and other higher-priority tasks.

Then CEVA announced library support for HSPA+ (“Evolved High Speed Packet Access”… these acronyms never seem to contemplate the fact that there will be more after them… “evolved” and “long-term” and the like will seem so quaint ten years from now…). The idea is to further enable a software implementation of a multimode HSPA/HSPA+/LTE/LTE-A platform. (See? How long-term was it before they had to append a “-A”?)

A big motivation for doing all of this in software is that, traditionally, each call mode can require its own hardware, so you end up with more chips and higher power and higher cost. If instead you just have a processing platform (which, clearly, CEVA would like to include their DSP engine, for which their libraries are obviously optimized), then you just pull up and execute the code for whichever protocol is being used at the moment.

More detail is available on their GPS release and their HSPA release

Leave a Reply

featured blogs
Mar 20, 2023
Learn how to design security into high-bandwidth DDR memory interfaces and protect DRAM devices & data from memory-scraping attacks like Rowhammer & RAMbleed. The post Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks appeared first on New Horizons...
Mar 20, 2023
Electronic design has evolved over the years to provide methods for optimizing power, space, and energy needs for the most demanding market applications in areas including hyperscale computing, consumer, 5G communications, automotive, mobile, aerospace, industrial, and health...
Mar 10, 2023
A proven guide to enable project managers to successfully take over ongoing projects and get the work done!...

featured video

First CXL 2.0 IP Interoperability Demo with Compliance Tests

Sponsored by Synopsys

In this video, Sr. R&D Engineer Rehan Iqbal, will guide you through Synopsys CXL IP passing compliance tests and demonstrating our seamless interoperability with Teladyne LeCroy Z516 Exerciser. This first-of-its-kind interoperability demo is a testament to Synopsys' commitment to delivering reliable IP solutions.

Learn more about Synopsys CXL here

featured chalk talk

dsPIC33CH DSCs: Two dsPIC33Cs on a Single Chip
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Vijay Bapu from Microchip and Amelia Dalton explore the benefits of dual core digital signal controllers. They discuss the key specifications to keep in mind when it comes to single core and dual core DSCs and how you can reduce your development time, save board space and cost and keep the performance and isolation you need with Microchip’s dsPIC33CH DSCs.
Jan 24, 2023
8,005 views