editor's blog
Subscribe Now

Keep it in Software

In the domain of deciding which embedded functionality should go in hardware and which in software, some architects have a philosophy of keeping as much in software as possible. That’s because software is inherently much more flexible than hardware. Even if you’re using an FPGA, there’s always the, “what if it doesn’t route?” fear. With software, as long as it fits in the allocated code store, you can do anything you want.

This is, of course, part of the motivation of software-define radio (SDR). Years ago, I would hear SDR articulated as a godsend to the military so that they could manage their complex communications more readily.

Now it’s starting to look viable for cell phones. Icera, acquired by Nvidia, is there, and CEVA has just made a couple of SDR-related announcements.

The first relates to GPS: rather than adding hardware to implement GPS, CEVA partner CellGuide proposes to implement a software version, which requires no new hardware. The GPS function would run as a lower-priority function in the background, ceding to calls and browsing and other higher-priority tasks.

Then CEVA announced library support for HSPA+ (“Evolved High Speed Packet Access”… these acronyms never seem to contemplate the fact that there will be more after them… “evolved” and “long-term” and the like will seem so quaint ten years from now…). The idea is to further enable a software implementation of a multimode HSPA/HSPA+/LTE/LTE-A platform. (See? How long-term was it before they had to append a “-A”?)

A big motivation for doing all of this in software is that, traditionally, each call mode can require its own hardware, so you end up with more chips and higher power and higher cost. If instead you just have a processing platform (which, clearly, CEVA would like to include their DSP engine, for which their libraries are obviously optimized), then you just pull up and execute the code for whichever protocol is being used at the moment.

More detail is available on their GPS release and their HSPA release

Leave a Reply

featured blogs
Jan 21, 2022
Here are a few teasers for what you'll find in this week's round-up of CFD news and notes. How AI can be trained to identify more objects than are in its learning dataset. Will GPUs really... [[ Click on the title to access the full blog on the Cadence Community si...
Jan 20, 2022
High performance computing continues to expand & evolve; our team shares their 2022 HPC predictions including new HPC applications and processor architectures. The post The Future of High-Performance Computing (HPC): Key Predictions for 2022 appeared first on From Silico...
Jan 20, 2022
As Josh Wardle famously said about his creation: "It's not trying to do anything shady with your data or your eyeballs ... It's just a game that's fun.'...

featured video

AI SoC Chats: Understanding Compute Needs for AI SoCs

Sponsored by Synopsys

Will your next system require high performance AI? Learn what the latest systems are using for computation, including AI math, floating point and dot product hardware, and processor IP.

Click here for more information about DesignWare IP for Amazing AI

featured paper

Building Automation and Control Systems (BACS)

Sponsored by Analog Devices

Analog Devices' industrial communication products provide building automation engineers with a broad range of Analog IO, Digital IO, Isolation, and communication interfaces that combine low power, robust performance, and improved diagnostics in the smallest possible form factors.

Click here to read more

featured chalk talk

Silicon Lifecycle Management (SLM)

Sponsored by Synopsys

Wouldn’t it be great if we could keep on analyzing our IC designs once they are in the field? After all, simulation and lab measurements can never tell the whole story of how devices will behave in real-world use. In this episode of Chalk Talk, Amelia Dalton chats with Randy Fish of Synopsys about gaining better insight into IC designs through the use of embedded monitors and sensors, and how we can enable a range of new optimizations throughout the lifecycle of our designs.

Click here for more information about Silicon Lifecycle Management Platform