editor's blog
Subscribe Now

Is That Any of Your Business?

Big companies have divisions. Big EDA companies have synthesis divisions and design-for-test (DFT) divisions.

Clearly the two have nothing to do with each other. They’re different technologies applied at different times in the flow.

So why in the heck would Oasys, a synthesis company (not big enough yet for divisions) announce DFT support? Sounds like a classic distraction, trying to do too much.

Actually, that’s not how they see it. In fact, since most DFT hardware can be described in RTL, you can presumably do a better job by including it early on.

They claim that their angle is the fact that they do “chip synthesis,” not “block synthesis.” Test structures are a chip-level consideration, not just for any block. Traditionally, you may have to do block-level DFT and piece it together, but that’s usually done after the main functional logic has been synthesized. So debugging at the netlist level can be really tough.

Prior to synthesis, they can also analyze the chip to make sure it’s “DFT-ready,” looking for things like fully-controllable clocks, sets, and resets. Secondarily, they can also check whether the logic is ATPG-friendly.

They don’t do their own compression, but can integrate in various third-party compression schemes as well as AMS analog blocks that already have scan chains built in.

More details in their release

Leave a Reply

featured blogs
Jan 17, 2020
I once met Steve Wozniak, or he once met me (it's hard to remember the nitty-gritty details)....
Jan 17, 2020
[From the last episode: We saw how virtual memory helps resolve the differences between where a compiler thinks things will go in memory and the real memories in a real system.] We'€™ve talked a lot about memory '€“ different kinds of memory, cache memory, heap memory, vi...
Jan 16, 2020
While Samtec started as a connector company with a focus on two-piece, pin-and-socket board stacking systems, High-Speed Board Stacking connectors and High-Speed Cable Assemblies now make up a significant portion of our sales. To support development in this area, in December ...
Jan 16, 2020
Betting on Hydrogen-Powered Cars On-demand DRC within P&R cuts closure time in half for MaxLinear Functional Safety Verification For AV SoC Designs Accelerated With Advanced Tools Automating the pain out of clock domain crossing verification Mentor unpacks LVS and LVL iss...

Featured Video

Automotive Trends Driving New SoC Architectures -- Synopsys

Sponsored by Synopsys

Today’s automotive trends are driving new design requirements for automotive SoCs targeting ADAS, gateways, connected cars and infotainment. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet such new requirements and accelerate design time.

Click here for more information about DesignWare IP for Automotive