editor's blog
Subscribe Now

Is That Any of Your Business?

Big companies have divisions. Big EDA companies have synthesis divisions and design-for-test (DFT) divisions.

Clearly the two have nothing to do with each other. They’re different technologies applied at different times in the flow.

So why in the heck would Oasys, a synthesis company (not big enough yet for divisions) announce DFT support? Sounds like a classic distraction, trying to do too much.

Actually, that’s not how they see it. In fact, since most DFT hardware can be described in RTL, you can presumably do a better job by including it early on.

They claim that their angle is the fact that they do “chip synthesis,” not “block synthesis.” Test structures are a chip-level consideration, not just for any block. Traditionally, you may have to do block-level DFT and piece it together, but that’s usually done after the main functional logic has been synthesized. So debugging at the netlist level can be really tough.

Prior to synthesis, they can also analyze the chip to make sure it’s “DFT-ready,” looking for things like fully-controllable clocks, sets, and resets. Secondarily, they can also check whether the logic is ATPG-friendly.

They don’t do their own compression, but can integrate in various third-party compression schemes as well as AMS analog blocks that already have scan chains built in.

More details in their release

Leave a Reply

featured blogs
Jul 3, 2020
[From the last episode: We looked at CNNs for vision as well as other neural networks for other applications.] We'€™re going to take a quick detour into math today. For those of you that have done advanced math, this may be a review, or it might even seem to be talking down...
Jul 2, 2020
Using the bitwise operators in general, and employing them to perform masking operations in particular, can be extremely efficacious....
Jul 2, 2020
In June, we continued to upgrade several key pieces of content across the website, including more interactive product explorers on several pages and a homepage refresh. We also made a significant update to our product pages which allows logged-in users to see customer-specifi...

featured video

Product Update: What’s Hot in DesignWare® IP for PCIe® 5.0

Sponsored by Synopsys

Get the latest update on Synopsys' DesignWare Controller and PHY IP for PCIe 5.0 and how the low-latency, compact, power-efficient, and silicon-proven solution can enable your SoCs while reducing risk.

Click here for more information about DesignWare IP Solutions for PCI Express

Featured Paper

Cryptography: How It Helps in Our Digital World

Sponsored by Maxim Integrated

Gain a basic understanding of how cryptography works and how cryptography can help you protect your designs from security threats.

Click here to download the whitepaper

Featured Chalk Talk

Thermal Management Solutions

Sponsored by Mouser Electronics and Panasonic

With shrinking form factors, tighter power budgets, and higher performance, thermal management can be a challenge in today’s designs. It might be time to bust out the thermal grease to help conduct away some of that excess heat. But, before you grab that tube, check out this episode of Chalk Talk where Amelia Dalton chats with Len Metzger of Panasonic about the details, drawbacks, and design considerations when using thermal grease - and its alternatives.

Click here for more information about Panasonic Thermal Management Solutions