editor's blog
Subscribe Now

Another Way to Test Your 3D ICs

A couple months back we looked at Mentor’s approach to testing 3D ICs. Cadence and Imec have recently announced an automated solution for testing 3D ICs. Their methodology accounts for various stages of assembly and test, including pre-bond, mid-bond, post-bond, and post-packaging, providing “test wrappers” for each of these. Insertion of these wrappers into the chip design is claimed to take less than 0.2% additional die area.

More info in their release

Leave a Reply

featured blogs
Aug 18, 2025
When I grew up in the 1960s, the technologies of the time seemed incredibly advanced. Now, in hindsight (the one exact science), I choose to think of them as being "delightfully retro."...

Libby's Lab

Libby's Lab Viewer Survey

Sponsored by Mouser Electronics

Take this quick survey to give feedback on the Libby's Lab series from Mouser Electronics and EE Journal.

Click here to take the survey!

featured chalk talk

OPTIGA™ Authenticate NBT
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Neeraj Kumar from Infineon and Amelia Dalton explore the features and benefits of the OPTIGA™ Authenticate NBT. They investigate the security elements, key hardware aspects and data transfer rates of this solution and how it can enable ultra-fast, contactless NFC communication between IoT devices and contactless readers.
Aug 12, 2025
15,019 views