editor's blog
Subscribe Now

DDR3 System On-and-Around the Chip

We saw the other day that Cadence was being aggressive with the memory controller IP from their Denali side. They’re actually trying to create a wider-scoped solution by providing a PCB package that ties in well with their DDR3 memory controller IP.

DDR memory timing is simply nuts, and board layout is critical. Everything matters. So the DDR3 Design-in kit contains the memory controller I/O and IC package model, timing/duration model, connector model, memory model, DIMM topology, and electrical constraints for the controller and memory.

While it ties in well with their DDR3 controller IP, it’s modular enough to detach that and still be of use with someone else’s controller IP.

More info in their Allegro press release

Leave a Reply

featured blogs
Apr 22, 2019
Last week, Cadence announced the certification of its LPDDR4 IP in TSMC's 16nm automotive process. The opening paragraph of the press release actually says: Cadence Design Systems, Inc today... [[ Click on the title to access the full blog on the Cadence Community site....
Apr 19, 2019
As platforms become more electrical, and the safety of flying becomes paramount, the FAA'€™s EWIS regulations serve as a cornerstone to modern aircraft wiring compliance and safety certification. EWIS (rhymes with '€œGee whiz'€) is both a concept and practice that embr...
Apr 18, 2019
Thermal Shock testing isn’t unique to the connector world, but it does play a big role in the qualification testing that Samtec puts all connectors through before they are released for production. Chances are likely that you thermally shock many items per day and don...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...