editor's blog
Subscribe Now

DDR3 System On-and-Around the Chip

We saw the other day that Cadence was being aggressive with the memory controller IP from their Denali side. They’re actually trying to create a wider-scoped solution by providing a PCB package that ties in well with their DDR3 memory controller IP.

DDR memory timing is simply nuts, and board layout is critical. Everything matters. So the DDR3 Design-in kit contains the memory controller I/O and IC package model, timing/duration model, connector model, memory model, DIMM topology, and electrical constraints for the controller and memory.

While it ties in well with their DDR3 controller IP, it’s modular enough to detach that and still be of use with someone else’s controller IP.

More info in their Allegro press release

Leave a Reply

featured blogs
Aug 20, 2019
PCB design is like conducting a full-fledged orchestra. In many creation myths, a supreme being sings the world into existence - take the fourteen Ainurs of Lord of the Rings, for example. Well,... [[ Click on the title to access the full blog on the Cadence Community site. ...
Aug 19, 2019
In this new video, Samtec’s Kevin Burt introduces Samtec Direct Connect'„¢. Direct Connect gives the benefit of exiting a higher number of lanes at low loss from the chip package, which can be very useful in both high performance computing and network switching applic...