industry news
Subscribe Now

Toshiba Selects Synopsys VC Formal Verification Solution

Next-generation Formal Verification Technology Uniquely Positioned for Performance and Capacity Required for Complex SoCs

MOUNTAIN VIEW, Calif., June 15, 2017 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS) today announced that Toshiba has deployed Synopsys’ VC Formal solution as their SystemVerilog Assertion (SVA) based formal verification solution. VC Formal delivers the performance and capacity necessary to achieve faster formal convergence on Toshiba’s increasingly complex designs. Toshiba leveraged VC Formal’s native integration with Synopsys’ industry-leading VCS® functional verification solution and Verdi® debug platform to achieve faster coverage closure, more effective root-cause analysis, and earlier verification closure.

“Toshiba has deployed VC Formal as a standard SVA-based formal verification solution for the development of leading-edge automotive devices and storage products,” said Kazunari Horikawa, senior manager, Design Technology Development Department, Center for Semiconductor Research & Development, Storage & Electronic Devices Solution Company at Toshiba Corporation. “Toshiba accelerated its deployment for complex SoC designs after our first adoption of VC Formal technology in 2016. The complexity of these designs requires a verification solution that delivers best-in-class performance, capacity and ease-of-use. VC Formal enabled us to meet sign off quality for our SoCs, while reducing time to market. We continue to collaborate with Synopsys for further verification technology enhancements.”

Synopsys VC Formal delivers faster property convergence through a set of unique engines and smart engine orchestration.  Its innovative high-capacity word-level data model enables formal apps to run on large SoCs, where traditional formal products fail. VC Formal natively integrates with Verdi to provide a formal debug solution that enables simulation experts to easily leverage formal technologies for faster verification closure. VC Formal delivers accelerated debug by integrating unique Verdi engines, like Temporal Flow View and Active Trace, for automated root cause analysis of formal results. VC Formal also incorporates the robust coverage engines of VCS, allowing SoC teams to easily embed formal into their existing verification environment.

“Synopsys has a long history of successful collaboration with Toshiba on the delivery of verification solutions for advanced SoCs,” said Mo Movahed, vice president of R&D in the Synopsys Verification Group. “We collaborated with Toshiba and provided a formal verification solution that integrates into their verification flow and methodology, to improve Toshiba’s overall design quality.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Data Connectivity at Phoenix Contact
Single pair ethernet provides a host of benefits that can enable seamless data communication for a variety of different applications. In this episode of Chalk Talk, Amelia Dalton and Guadalupe Chalas from Phoenix Contact explore the role that data connectivity will play for the future of an all electric society, the benefits that single pair ethernet brings to IIoT designs and how Phoenix Contact is furthering innovation in this arena.
Jan 5, 2024
15,514 views