industry news
Subscribe Now

STMicroelectronics Extends Best-In-Class Powerline-Communication Chipset into Non-Utility Applications and Emerging Protocol Standards

Customer solutions for smart grids, smart cities, smart railways, built around ST8500 PLC platform and its latest turn-key certified protocols on extended frequency bands, on display at European Utility Week 2018
Geneva, November 5, 2018 — The STMicroelectronics ST8500 is the first powerline-communication (PLC) solution to feature a G3-PLC CENELEC B certified protocol stack for industrial applications beyond utility metering, such as in smart cities, street lighting, renewable-energy management, railway smart tunnels and stations.
 
In addition to covering all G3-PLC standards and frequency bands, ST8500 also offers certified libraries for all PRIME standards, from PRIME 1.3.6 to PRIME 1.4 in CENELEC and FCC bands. Each of the stacks features high-performing routing algorithms to ensure superior network coverage in all application domains.
 
New products from lead customers in the smart-metering and industrial sectors featuring the ST8500 will be on display at ST’s booth (B.p19) at European Utility Week, Messe Wien, Vienna, 6-8 November.
 
Fully programmable, containing a dedicated real-time engine to handle the modulation and coding schemes of different PLC standards and a power-efficient Arm® Cortex®-M4F core for upper-layer processing and system management, the ST8500 allows product manufacturers to address multiple markets and regions with a single hardware platform, and future-proof assets in the field by remote update. Dedicated peripherals for smart-energy applications, including an AES cryptographic engine, are also integrated. Consuming less than 100mW in receive mode, the ST8500 meets the most stringent industrial specifications to minimize the grid load imposed by new smart meters.
 
With a complete Analog Front End (AFE) on-chip, the ST8500 connects directly to ST’s STLD1 line driver to create a complete single-vendor powerline-transceiver solution in the market. The STLD1 ensures reliable communication even across noisy cables, with high drive capability and high linearity over a wide output range of 18V in single-ended or 36V in differential mode. The two-chip set delivers best-in-class performance, ultra-low power consumption, flexibility, and cost-effective connectivity for smart-grid and IoT applications.
 
Driving the powerline-communication market for more than 20 years, ST is a principal member of all major PLC-protocol alliances including G3-PLC, PRIME, and Meters and More, and has supplied around 100 million powerline-modem ICs mainly for smart-metering applications.
 
The ST8500 in 7mm x 7mm x 1mm QFN56 and STLD1 in 4mm x 4mm x 1mm QFN24 are available now. Please contact your ST sales office for pricing options and sample requests.
 
Please visit www.st.com//st8500-stdl1-pr for further information.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
33,618 views