industry news
Subscribe Now

Medical Device PCB Standard Reaches New Milestone, Aims for Late Summer Industrial Launch

Recently the IPC 6012 Medical Device Addendum reached a new milestone, passing the ballot after Industry review.

“We are extremely content with this step forward, moving us closer to industry launch. The development of PCB standards is in general a time consuming process, the one for the Medical Addendum is no exception”, says Elmaticas Chair of the Medical Addendum Task group, Jan Pedersen.

In 2016 Elmatica initiated a task group for Medical Applications. IPC accepted the challenge and founded IPC-6012 and 6013 Medical Addendum with Jan Pedersen as Chair.

Different industries require different standard settings

“Developing the standard we have had to look into all aspects and needs for medical devices. Identifying PCBs used in several applications such as implants and hearing-aids that have line widths, thickness, hole sizes and other features below current tolerances and limits in today’s Design, performance and acceptability standard”, says Pedersen.

Imperfections in materials that would be acceptable in other industries, may cause application failures in Medical Devices, same goes for what test frequency waivers are accepted within the industry, all factors that need to be analyzed and discussed in the Task Group.

One down – one to go with the IPC 6013EM

“Other obstacles we have faced are terminology, how to name different sections and PCBs, like Micro PCBs, and different Design Producibility Levels. For the last one we had to suggest a new level due to the complexity for Medical Device Applications, a completely new level, Level D”, says Pedersen.

“Developing standards is time consuming, however we aim for industry launch of IPC 6012EM late summer. Now we start working on the IPC 6013EM, hoping for launch around November” says Pedersen.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Package Evolution for MOSFETs and Diodes
Sponsored by Mouser Electronics and Vishay
A limiting factor for both MOSFETs and diodes is power dissipation per unit area and your choice of packaging can make a big difference in power dissipation. In this episode of Chalk Talk, Amelia Dalton and Brian Zachrel from Vishay investigate how package evolution has led to new advancements in diodes and MOSFETs including minimizing package resistance, increasing power density, and more! They also explore the benefits of using Vishay’s small and efficient PowerPAK® and eSMP® packages and the migration path you will need to keep in mind when using these solutions in your next design.
Jul 10, 2023
34,907 views