industry news
Subscribe to EE Journal Daily Newsletter

eSilicon tapes out deep learning ASIC

Chip employs 2.5D/HBM2 technology with TSMC CoWoS® interposer

SAN JOSE, Calif. — September 13, 2017 — eSilicon, an independent provider of FinFET-class ASIC design, custom IP, and advanced 2.5D packaging solutions, today announced the recent successful tapeout for production of a deep learning ASIC. The tapeout marks another significant milestone in eSilicon’s track record of high-performance chips with a 2.5D/high-bandwidth memory (HBM) implementation.

The ASIC includes custom pseudo two-port memories designed by eSilicon, TSMC’s Chip on Wafer on Substrate (CoWoS) technology, 28G SerDes, and four second-generation high-bandwidth memory stacks (HBM2). eSilicon’s end-to-end 2.5D/HBM2 solution includes 2.5D ecosystem management, silicon-proven HBM2 PHY, ASIC physical design, 2.5D package design, manufacturing, assembly and test.

The 2.5D/HBM2 single package implementation gives the ASIC many advantages:

  • Orders of magnitude higher total bandwidth in a much smaller board footprint
  • Highly parallel connections to memory stacks inside the package for fast access
  • Significant reduction in power consumption

“This design pushed the technology envelope and contains many firsts for eSilicon,” said Ajay Lalwani, vice president, global manufacturing operations at eSilicon. “It is one of the industry’s largest chips and 2.5D packages, and eSilicon’s first production device utilizing TSMC’s 2.5D CoWoS packaging technology.”

“TSMC’s CoWoS packaging technology is targeted for the kind of demanding deep learning applications addressed by this design,” said Dr. BJ Woo, TSMC Vice President of Business Development. “This advanced packaging solution enables the high-performance and integration needed to achieve eSilicon’s design goals.”

About eSilicon
eSilicon is an independent provider of complex finFET-class ASIC design, custom IP and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete, silicon-proven 2.5D/HBM2 and TCAM platforms for finFET technology at 14/16nm. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, AI and 5G infrastructure markets.

Leave a Reply

featured blogs
Oct 16, 2017
Like with any new product in market everyone is anxious about knowing all the features and then trying it out. The display piece in the showroom and the purveyor are no less than an emancipator. Display piece helps us know how the product, test the areas of interest and gives...
Oct 13, 2017
With our last web update, we brought you several new additions to our on-site search, a new Microelectronics web experience, and our new 2017 product overview guide. In September, the updates to search came to a close (for now), we’ve added a few new content pages, and ...
Sep 12, 2017
Torrents of packets will cascade into the data center: endless streams of data from the Internet of Things (IoT), massive flows of cellular network traffic into virtualized network functions, bursts of input to Web applications. And hidden in the cascades, far darker bits try...
Sep 29, 2017
Our existing customers ask us some pretty big questions: “How can this technology implement a step-change in my specific process? How can Speedcore IP be integrated in my SoC? How can you increase the performance of my ASIC?” We revel in answering such questions. Ho...