industry news
Subscribe Now

EEMBC Seeks Participants for Machine Learning Working Group

Group Members to Develop Benchmarks for Measuring Performance and Power Consumption of Processor Cores Running Learning Inference Models

EL DORADO HILLS, Calif. — May 23, 2018 — EEMBC, an industry consortium that develops benchmarks for embedded software and hardware, today announced that the organization is seeking participants for a new Machine Learning working group. Group members will collaborate to develop EEMBC’s Machine Learning Benchmark Suite, which will identify the performance potential and power efficiency of processor cores used for accelerating machine learning jobs on clients such as virtual assistants, smartphones, and IoT devices.

“Until now, benchmarks have focused on training processes in the cloud, neglecting performance and power consumption measurements for cores running learning inference models on IoT edge devices, such as those used by Amazon Alexa, Apple’s Siri, and Google Cortana,” said Peter Torelli, EEMBC president and CTO. “Participants in our Machine Learning working group will not only help usher in this new and much-needed area of measurement, but also ensure meaningful and fair representation for their companies’ products.”

Chaired by Intel’s Ramesh Jaladi, the Machine Learning working group is currently defining the first proofs of concept. Participants include Analog Devices, ARM, AuZone, Flex, Green Hills Software, Intel, Nvidia, NXP Semiconductors, Samsung, STMicroelectronics, Synopsys, and Texas Instruments.

For more information on the working group, please email EEMBC.

Leave a Reply

featured blogs
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...