industry news
Subscribe to EE Journal Daily Newsletter
2 + 4 =

DVCon U.S. 2018 Advance Program Available; Early Registration is Open

Louisville, CO – December 19, 2017 – The 2018 Design and Verification Conference and Exhibition U.S. (DVCon) Advance Program is now available online and registration is open.  DVCon U.S., sponsored by Accellera Systems Initiative, will be held February 26-March 1, 2018 at the DoubleTree Hotel in San Jose, California.

“This year DVCon U.S. reaches an important milestone as it enters its 30th year of bringing advances in design languages and verification methods to the design and verification community,” stated Dennis Brophy, DVCon U.S. 2018 general chair.  “The challenges brought by ever increasing design complexity continue to promote the development of novel solutions and methods.  One driver of this is the growing demand from new end-user markets.  As this demand grows, DVCon U.S. is growing to address it.”

The conference opens on Monday, February 26 with Accellera Day beginning with a morning tutorial on the newest emerging Accellera standard, “Portable Test and Stimulus:  The Next Level of Verification Productivity is Here,” followed by an afternoon tutorial, “IEEE-Compatible UVM Reference Implementation and Verification Components,” that will introduce engineers to the new reference implementation aligned with IEEE 1800.2.  There will also be a luncheon on Monday that will include the presentation of Accellera’s annual Technical Excellence Award and a panel of working group chairs providing updates on the latest working group activities.  The DVCon Expo and Booth Crawl will follow the tutorials at 5:00pm.

Christopher Tice, vice president of Verification Continuum Solutions in the Verification Group at Synopsys will give the keynote, “Industry’s Next Challenge: The Petacycle Challenge,” on Tuesday, February 27 at 1:30pm. Two panel sessions will be held on Wednesday, February 28:  “Help! System Coverage is a Big Data Problem!” at 8:30am and “The Right Tool (or Tools) for the Toughest Verification Tasks,” at 1:30pm.  Attendees can choose from a broad selection of 39 papers, 8 tutorials and approximately 33 poster sessions over the course of the 4-day technical conference and exhibition.

New to DVCon U.S. this year are 90-minute short workshops designed to give smaller companies more opportunities to participate in the program.  There will be four short workshop presentations on Thursday, March 1.

To give attendees plenty of opportunities to meet with peers and experts in the design and verification community, the Expo will be held Monday from 5:00-7:00pm and Tuesday and Wednesday from 2:30-6:00pm.

For the complete DVCon U.S. 2018 schedule, including a list of tutorials, short workshops, panels, sponsored luncheons and events, visit www.dvcon.org.  To view the videos from the DVCon U.S. 2017 Accellera Day tutorials, visit http://www.accellera.org/resources/videos/.

Advance registration rates are available through January 26, 2018.  Visit here for rate and registration information.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors DVCon ChinaDVCon Europe and DVCon India. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon_us on Twitter or to comment, please use #dvcon_us.

Leave a Reply

featured blogs
Jan 16, 2018
The Sunday of IEDM is always two full-day short courses. One is on the future of memory technology, one is on the future of logic technology. This year the logic one was titled Boosting Performance, Ensuring Reliability, Managing Variation in Sub-5nm CMOS . I have to admit I ...
Jan 16, 2018
Samtec will be introducing several new products at DesignCon 2018. All of these products are designed to increase data rates, increase system density, and shrink product footprints, so designers can meet their system signal integrity needs. NovaRay™ High Bandwidth, High ...
Jan 5, 2018
When visitors to CES 2018 want to travel to the Las Vegas Convention Center across town, it will likely be in a fully autonomous vehicle from Lyft getting them there. While this futurist trip will certainly be a first for many riders, this type of point-to-point travel will s...
Jan 10, 2018
Recently, Electronics Products Magazine announced their 42nd Annual Product of the Year award winners, with Cadence Design Systems winning for their Virtuoso® System Design Platform. According to the article, the editors “have chosen [products] they......
Jan 15, 2018
This is the seventh in a series of blog posts showcasing the winning designs from the 27th Annual PCB Technology Leadership Awards. The 1st place winner in the Telecom, Network Controllers & Line Cards  category is Altice Labs, Portugal. This Switching Matrix card is a...