industry news
Subscribe Now

Cadence Selected for DARPA ERI Machine Learning Contract to Accelerate Electronic Design Innovation

Cadence MAGESTIC program includes machine learning experts at Carnegie Mellon University and NVIDIA to drive development of intelligent chip, package and board design flows

SAN JOSE, Calif., July 24, 2018 —Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it was selected by the Defense Advanced Research Projects Agency (DARPA) to support the Intelligent Design of Electronic Assets (IDEA) program, one of six new programs within DARPA’s Electronics Resurgence Initiative (ERI) to use advanced machine learning techniques to develop a unified platform for a fully integrated, intelligent design flow for systems on chip (SoCs), systems in package (SiPs) and printed circuit boards (PCBs). The ERI investments are the next steps in creating a more automated electronics design capability that will benefit the aerospace/defense ecosystem and the electronic industry’s commercial needs.

To fulfill the program charter over the four-year term of the contract, Cadence created the Machine learning-driven Automatic Generation of Electronic Systems Through Intelligent Collaboration (MAGESTIC) research and development program. This program will create a foundation for system design enablement by introducing greater autonomy within the design process and developing truly design-intent-driven products. The Cadence-led team includes Carnegie Mellon University and NVIDIA, two of the most renowned machine learning leaders in the world. More information on the Cadence® MAGESTIC program can be found at www.cadence.com/go/ml.

“We’ve been leading the industry in the development, deployment and support of electronic design flows that use machine learning, analytics and optimization technologies. This program will accelerate our roadmap toward realizing intelligent design flows for the next big leap in design productivity,” stated Anirudh Devgan, president of Cadence. “This program will set the stage for enhancing the entire span of our analog, digital, verification, package and PCB EDA technologies, providing our customers with the most advanced system design enablement solutions.”

The DARPA ERI programs address impending engineering and economics challenges that, if left unanswered, could challenge what has been a relentless half-century run of progress in microelectronics technology. It is now clear that the design work and fabrication required to keep pace in microelectronics is becoming increasingly difficult and expensive. The MAGESTIC program aims to address:

–       Advancing the state of the art in machine learning to develop algorithms that optimize performance
–       Extending support for advanced CMOS process nodes including 7nm and below, as well as larger process nodes
–       Automating the routing and tuning of devices to improve reliability, circuit performance, and resilience
–       Demonstrating improved power, performance and area (PPA) utilizing machine learning, analytics, and optimization
–       Staging the introductions of the technology, allowing the system to learn from the users and allowing users to gain an understanding of how to best leverage the tools to achieve desired results.

The program also will extend Cadence’s work in employing cloud-based design systems to handle large-scale distributed processing to speed design efforts.

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at www.cadence.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,777 views