industry news
Subscribe Now

Cadence Automotive Solution for Safety Verification Used by ROHM to Achieve ISO 26262 ASIL D Certification

ROHM ISO 26262-compliant flow incorporates the Functional Safety Verification component of the Cadence Automotive Solution, and achieves ASIL D certification from TÜV Rheinland

SAN JOSE, Calif., July 13, 2018—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its Cadence® Automotive Solution has been used by ROHM CO., Ltd. for safety verification, a critical component of its ISO 26262-compliant tool chain for automotive LSIs. The ROHM flow, which has achieved ASIL D certification from TÜV Rheinland, a global leader in independent inspection services, utilizes Cadence fault injection simulation technology, which can reduce the effort required to complete the safety verification process by up to 50 percent for automotive applications.

ROHM will be presenting additional details on this use-case at CDNLive Japan 2018 being held at the Yokohama Bay Tokyu Hotel on July 20, 2018. For more information on CDNLive Japan 2018, please visit http://www.cadence.com/go/CDNLiveJapan.

The flow from ROHM utilized Cadence Incisive® functional safety technology to achieve ASIL D certification, the highest level for automotive functional safety. Software validation of the Safety Verification component of the Cadence Automotive Solution, including fault injections, was critical in meeting TÜV Rheinland’s certification requirements. Cadence fault simulation technology effectively addresses many complexities associated with automotive design verification. The simulator allows for successful fault effect analysis for various fault modes, including single event transient (SET), single event upset (SEU), stuck-at 0/stuck-at 1, and dual-point faults, while outperforming existing design-for-test (DFT)-based flows for safety-related fault effect analysis.

“With this new certification from TÜV Rheinland, our customers can be assured that our new LSIs for the automotive market are designed with the highest specifications for automotive safety,” stated Nobuhiro Kanai, LSI Headquarters Head of Product Development, ROHM Co., Ltd. “Our flow, utilizing the Cadence Automotive Solution’s safety verification component, has been designed to be compliant with the new, second edition of ISO 26262, which will be released in 2018. Fault injection is a mandatory feature for achieving ASIL D certification and compliance with the second edition of the ISO 26262 standard. Additionally, the Cadence solution enabled us to do fault injection simulation using the same testbench, design and debugging environment, which significantly speeds our verification process.”

The Cadence Automotive Solution’s Safety Verification flow automates what can otherwise be a manual, time-consuming process for achieving ISO 26262 functional safety compliance. The solution is part of the Cadence Verification Suite’s application-optimized solution for automotive devices. It also supports the company’s System Design Enablement strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently.

For more information on Cadence Automotive Solution, please visit http://www.cadence.com/go/automotivesolution.

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Introduction to the i.MX 93 Applications Processor Family
Robust security, insured product longevity, and low power consumption are critical design considerations of edge computing applications. In this episode of Chalk Talk, Amelia Dalton chats with Srikanth Jagannathan from NXP about the benefits of the i.MX 93 application processor family from NXP can bring to your next edge computing application. They investigate the details of the edgelock secure enclave, the energy flex architecture and arm Cortex-A55 core of this solution, and how they can help you launch your next edge computing design.
Oct 23, 2023
24,241 views