industry news
Subscribe Now

Synopsys and TSMC Collaborate to Develop Interface, Analog and Foundation IP for 12-nm FinFET Process

MOUNTAIN VIEW, Calif., March 15, 2017 /PRNewswire/ —

Highlights:

  • DesignWare Interface IP portfolio for TSMC 12FFC process includes USB, DisplayPort, PCI Express, DDR, LPDDR, SATA, MIPI, Ethernet and HDMI
  • 12-bit data converters with high-performance SAR-based architecture deliver low power and small area
  • Logic libraries, memory compilers and High-Performance Core Design Kits enable entire SoC designs to be optimized for both speed and power consumption

Synopsys, Inc. (Nasdaq: SNPS) today announced its collaboration with TSMC to develop DesignWare® Interface, Analog and Foundation IP for TSMC’s 12FFC process. By offering a wide range of IP on TSMC’s latest low-power process, Synopsys is enabling designers to take advantage of the low leakage and small area advantages of the new process. Synopsys and TSMC have partnered on the development of Synopsys IP for advanced process technologies for more than two decades, resulting in a robust portfolio of IP supporting process technologies down to 7nm. Synopsys DesignWare IP for the 12FFC process enables designers to accelerate development of mobile SoCs that incorporate logic librariesembedded memoriesembedded test and repairUSB 3.1/3.0/2.0USB-C 3.1/DisplayPort 1.3DDR4/3LPDDR4XPCI Express® 4.0/3.1/2.1SATA 6GHDMI 2.0MIPI M-PHY and D-PHY and data converter IP.

“TSMC and Synopsys share a long history of providing designers with a wide range of high-quality IP on TSMC’s advanced FinFET processes,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “By developing IP on the latest TSMC 12FFC process, Synopsys is paving the way for designers to improve their SoCs’ leakage and lower overall costs.”

“As SoCs continue to incorporate more advanced functionality, designers are constantly challenged with meeting aggressive performance, power and area requirements,” said John Koeter, vice president of marketing for IP at Synopsys. “Our close collaboration with TSMC on the development of a broad range of IP for the 12FFC process will ensure that designers have timely access to the high-quality, proven IP solutions they need to achieve their design goals and quickly get their product to market.”

Availability

The DesignWare IP for USB 2.0/3.0/3.1/Type-C, DisplayPort, PCI Express 4.0/3.0/2.0, SATA 6G, MIPI D-PHY/M-PHY, 25G Ethernet, HDMI 2.0, DDR4/3 and LPDDR4X, and 12-bit data converters are expected to be available for TSMC’s 12FFC process in Q3 2017.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Advancements in Motor Efficiency Enables More Sustainable Manufacturing
Climate change is encouraging the acceleration of sustainable and renewable manufacturing processes and practices and one way we can encourage sustainability in manufacturing is with the use of variable speed drive motor control. In this episode of Chalk Talk, Amelia Dalton chats with Maurizio Gavardoni and Naveen Dhull from Analog Devices about the wide ranging benefits of variable speed motors, the role that current feedback plays in variable speed motor control, and how precision measurement solutions for current feedback can lead to higher motor efficiency, energy saving and enhanced sustainability.
Oct 19, 2023
24,815 views