industry news
Subscribe Now

Cadence Delivers 10 New VIP Solutions to Accelerate Time to Market for Applications Based on Critical New Standards

SAN JOSE, Calif., October 10, 2016?Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced the release of 10 new Verification IP (VIP) solutions that allow engineers to quickly verify that designs meet specifications for the latest standard protocols. This extension of Cadence’s leading VIP portfolio supports growth in high-bandwidth applications including video on demand, cloud computing, big data and high-resolution video used in the automotive, mobile, enterprise networking and consumer industries. CadenceĀ® VIP supports all verification languages and any simulator or methodology. For more information on Cadence’s VIP portfolio, visit http://www.cadence.com/go/10vip.

“By providing the VIP and tools needed for customers to design to the newest Ethernet standards, Cadence helps expand the Ethernet ecosystem, enabling new products from new industries to enter the market,” said John D’Ambrosia, chairman of the Ethernet Alliance.

The new VIP solutions are for the following standard protocols:

– Ethernet 400G — The highest performance Ethernet standard critical for enterprise networking to support the increasing bandwidth needs of video on demand, cloud computing and big data applications.

– Ethernet TSN — A new set of specifications ideal for low-latency applications, such as real-time audio/video streaming, that require time-sensitive communication necessary in automotive and industrial automation. Cadence will be the first in the industry to support this specification.

– SPI NAND and Octal SPI — Critical new memory protocols for automotive and industrial applications that provide higher density performance with the same footprint as previous generations.

– UFS 2.1 — Improves data security through the use of inline cryptography between the SoC and UFS Storage device.

– USB Type-C — Enables power delivery, alternate modes and high-speed data over a single connector for consumer and mobile applications.

– DisplayPort (1.3, 1.4) and Embedded DisplayPort (eDP 1.4a, 1.4b) — For 8K resolution and scaling at reduced power envelopes for consumer and mobile applications.

– Display Stream Compression (DSC) — Enables real-time, visually lossless image compression for consumer and mobile applications.

– MIPI DSI-2 — For a high-speed, low-power-consumption interface between a peripheral and a host for consumer applications.

– CSI 2 2.0 — For a high-speed, robust, scalable, low-power and cost-effective camera interface that supports a wide range of imaging for mobile applications.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at http://www.cadence.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing AlteraĀ® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrowā€™s edge intelligent applications.

To learn more about Agilex 5 visit: Agilexā„¢ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details ā€“ download now.

featured chalk talk

Reliable Connections for Rugged Handling
Sponsored by Mouser Electronics and Amphenol
Materials handling is a growing market for electronic designs. In this episode of Chalk Talk, Amelia Dalton and Jordan Grupe from Amphenol Industrial explore the variety of connectivity solutions that Amphenol Industrial offers for materials handling designs. They also examine the DIN charging solutions that Amphenol Industrial offers and the specific applications where these connectors can be a great fit.
Dec 5, 2023
20,547 views