industry news
Subscribe Now

Synopsys and TSMC Collaborate on Development of Interface and Foundation IP for 7-nm FinFET Process

MOUNTAIN VIEW, Calif., Sept. 19, 2016 /PRNewswire/ —

Highlights:

  • Successful customer tapeouts of Synopsys DesignWare Logic Libraries and Embedded Memories on 7-nm demonstrates high quality and reduces integration risk
  • Integrated Synopsys STAR Memory System solution enables efficient test and repair of 7-nm memories
  • Early development of IP enables first wave of 7-nm designs targeting mobile and high-performance computing applications
  • DesignWare Interface IP in development for TSMC 7-nm process includes USB, PCI Express, DDR, MIPI, DisplayPort, SATA and Ethernet

Synopsys, Inc. (Nasdaq: SNPS) today announced the successful tapeout of multiple customer test chips with DesignWare® Logic Libraries and Embedded Memories for TSMC’s 7-nanometer (nm) FinFET process. The tapeouts mark a significant milestone in Synopsys’ and TSMC’s collaboration on the development of DesignWare Logic Library, Embedded Memory and Interface IP for TSMC’s 7-nm FinFET process. The collaboration extends Synopsys’ long history of successful IP development on TSMC advanced FinFET processes for high-performance, low-power system-on-chips (SoCs).

“TSMC and Synopsys have a long track record of successful collaboration on advanced FinFET processes, providing our mutual customers with a low-risk path to integrating a broad portfolio of high-quality, silicon-proven IP into their SoCs,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “Achieving multiple customer tapeouts of Synopsys DesignWare IP on TSMC’s 7-nm process demonstrates the benefits of our collaboration and gives designers confidence that they will meet their power, performance and area targets while accelerating their time to market.”

“As a leading provider of physical IP, Synopsys continues to provide early access to IP in the most advanced process technologies, helping designers incorporate necessary functionality and accelerate their design schedules,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “With multiple customer tapeouts of DesignWare IP for TSMC’s 7-nm process, Synopsys enables designers to reduce integration risk and differentiate their products with this latest technology.”

Availability

DesignWare Logic Libraries and Embedded Memories for the TSMC 7-nm process are available now. The STAR Memory System® is also available now for all TSMC process technologies.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at http://www.synopsys.com/.

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
20,102 views