industry news
Subscribe Now

Synopsys Collaborates with GLOBALFOUNDRIES to Deliver Up to 50 Percent Power Reduction for Designs Using the 22FDX Platform

MOUNTAIN VIEW, Calif., Nov. 9, 2015 /PRNewswire/ —

Highlights:

  • GLOBALFOUNDRIES 22FDX Reference Flow includes support for Design Compiler, IC Compiler II, PrimeTime and StarRC
  • Optimal power and performance achieved using IEEE 1801 (UPF) standard format to support comprehensive reverse and forward bias techniques

Synopsys, Inc. (Nasdaq: SNPS) today announced that its collaboration with GLOBALFOUNDRIES has resulted in a comprehensive RTL-to-GDSII solution for the industry’s first 22-nanometer (nm) fully-depleted silicon-on-insulator (FD-SOI) technology process. GLOBALFOUNDRIES’ 22FDX platform delivers FinFET-like performance and energy-efficiency at a cost comparable to 28-nm planar technologies. The industry-leading implementation and signoff tools from the Synopsys Galaxy Design Platform have been enabled for the current version of GLOBALFOUNDRIES’ 22FDX platform reference flow. GLOBALFOUNDRIES has qualified these tools to use body bias to manage power, performance and leakage to achieve optimal energy efficiency and cost effectiveness.

Key tools and features of the Galaxy Design Platform in the 22FDX reference flow include:

  • Design Compiler® Graphical synthesis with IEEE 1801 (UPF) driven bias-aware multi-corner multi-mode (MCMM) optimization
  • Formality® formal verification with bias-aware equivalence checking
  • IC Compiler and IC Compiler II layout with physical implementation support for non-uniform library floorplanning, implant-aware placement, multi-rail routing, and advanced power mesh creation
  • StarRC parasitic extraction for multi-rail signoff with support for multi-valued standard parasitic exchange format (SPEF)
  • PrimeTime® timing analysis and signoff including DMSA static timing and noise analysis, using AOCV and POCV technology

In addition, Synopsys and GLOBALFOUNDRIES are continuing the collaboration with the qualification and integration of IC Validator In-Design physical verification into the reference flow.

The Galaxy Design Platform supports body biasing techniques throughout the design flow, key to achieving optimal power and performance when using the 22FDX technology. Both forward body bias and reverse body bias are supported, enabling power/performance trade-offs to be made dynamically and delivering up to 50% power reduction.

“GLOBALFOUNDRIES and Synopsys have collaborated to provide designers with the tools and methodology to fully leverage the power, performance and cost advantages of 22FDX technology,” said Pankaj Mayor, vice president of business development at GLOBALFOUNDRIES. “The qualification of Synopsys’ tools for the 22FDX reference flow will enable customers to create innovative products.”

“Our close collaboration with GLOBALFOUNDRIES helps accelerate adoption of the 22FDX technology,” said Bijan Kiani, vice president of product marketing for Synopsys’ Design Group. “Together, Synopsys and GLOBALFOUNDRIES address the requirements for developing energy-efficient designs in the highly competitive, cost-sensitive environment of mobile and wearable computing.”

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Secure Authentication ICs for Disposable and Accessory Ecosystems
Sponsored by Mouser Electronics and Microchip
Secure authentication for disposable and accessory ecosystems is a critical element for many embedded systems today. In this episode of Chalk Talk, Amelia Dalton and Xavier Bignalet from Microchip discuss the benefits of Microchip’s Trust Platform design suite and how it can provide the security you need for your next embedded design. They investigate the value of symmetric authentication and asymmetric authentication and the roles that parasitic power and package size play in these kinds of designs.
Jul 21, 2023
32,675 views