industry news
Subscribe Now

Synopsys and UMC Expand 14-nm FinFET Collaboration to Include DesignWare Embedded Memory and Test Solutions

MOUNTAIN VIEW, Calif. and HSINCHU, Taiwan, June 21, 2015 /PRNewswire/ —

Highlights:

  • UMC and Synopsys develop second UMC 14-nm process qualification vehicle (PQV), demonstrating both companies’ ongoing investment in accelerating DesignWare IP adoption on UMC’s 14-nm FinFET process
  • Second UMC 14-nm FinFET PQV includes DesignWare Embedded Memories and DesignWare STAR Memory System
  • Expanded collaboration follows silicon success of 14-nm FinFET PQV containing Synopsys DesignWare Logic Library IP and utilizing StarRC parasitic extraction tool

Synopsys, Inc. (Nasdaq:SNPS) and United Microelectronics Corporation (NYSE:UMC;TWSE: 2303) (“UMC”) today announced an expanded collaboration to include Synopsys DesignWare® Embedded Memory IP and the DesignWare STAR Memory System® test and repair solution on UMC’s second 14-nanometer (nm) FinFET process qualification vehicle (PQV). The PQV provides additional silicon data, enabling UMC to further tune its 14-nm FinFET process for optimal power, performance and area. This PQV follows the successful tapeout and silicon bring-up of the first UMC 14-nm FinFET PQV containing Synopsys DesignWare Logic Libraries and utilizing the StarRC™ parasitic extraction tool.

“Our expanded collaboration with UMC demonstrates our mutual goal to help designers incorporate DesignWare IP into their SoCs on UMC processes,” saidJohn Koeter, vice president of marketing for IP and prototyping at Synopsys. “With more than 45 FinFET test chip tapeouts, Synopsys continues to make significant investments in providing high-quality IP for FinFET processes, enabling designers to lower integration risk and speed their time to volume production.”

“In addition to developing a competitive 14-nanometer process for the most advanced IC applications, UMC is creating a highly comprehensive support infrastructure to accelerate the design-in process for 14-nanometer customers,” said Steve Wang, vice president of UMC’s IP and Design Support division. “Following our success with Synopsys on the previous 14-nanometer process qualification vehicle, this collaboration to bring Synopsys’ high-quality DesignWare IP to our most advanced node will help our mutual customers realize additional power, performance and cost benefits.”

Availability

UMC’s 14-nm FinFET process has demonstrated favorable 128Mb SRAM yields and is expected to be ready for customer tapeout by late 2015.

About UMC

UMC (NYSE: UMC, TWSE: 2303) is a leading global semiconductor foundry that provides advanced IC production for applications spanning every major sector of the electronics industry. UMC’s robust foundry solutions enable chip designers to leverage the company’s sophisticated technology and manufacturing, which include 28nm gate-last High-K/Metal Gate technology, ultra-low power platform processes specifically engineered for Internet of Things (IoT) applications and the highest-rated AEC-Q11 Grade-0 automotive industry manufacturing capabilities. UMC’s 10 wafer fabs are located throughout Asiaand are able to produce over 500,000 wafers per month. The company employs over 17,000 people worldwide, with offices in Taiwan, mainland China,Europe, Japan, Korea, Singapore, and the United States. UMC can be found on the web at http://www.umc.com.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
11,783 views