industry news
Subscribe Now

SmartDV Announces Addition of Six New Verification IPs to their Product Portfolio

SAN DIEGO, CA – February 27, 2015 – SmartDV Technologies, the verification intellectual property (VIP) company, has added six new VIPs to an already extensive VIP portfolio. The new additions include USB-Power Delivery, MIPI-CPHY, MIPI-DBI, AMBA5 CHI, LPDDR4 and DDR4. The company has been successful in speeding up VIP development through their compiler technology, which accelerates development, customization, feature enhancements and support turnaround through unprecedented automation. This technology improves performance by a factor of 2-4x compared with VIP from competing vendors.

SmartDV’s VIP portfolio now stands at over 75, a testament to the company’s commitment to develop and deliver VIPs for all protocols. The company will be showcasing the new portfolio additions at DVCon 2015 at the Doubletree Hotel in San Jose, CA on March 2nd to 4thin booth #404.

SmartDV VIPs are shipped with compliance test suites, comprehensive functional coverage models, and a rich set of customization and protocol checks. Customers have source code access to everything except base bus functional models (BFMs), enabling them to quickly and easily edit/modify test cases, coverage models, and sequence libraries that are shipped with each VIP package. VIPs can be delivered in the native language of the customer’s choosing – for example, UVM, System Verilog, VMM, OVM, SystemC, and Specman e.

A short overview of these new VIPs can be found at:

1.      USB-Power Delivery

2.      MIPI-CPHY

3.      MIPI-DBI

4.      AMBA5 CHI

5.      LPDDR4 

6.      DDR4

 

USB-PD, MIPI-CPHY, and MIPI-DBI verification IP have been deployed by multiple customers, including top semiconductor companies. AMBA5 CHI, DDR4 and LPPD4 are in beta.

 “For new protocol specifications or standards, our goal is to help customers get access to high quality, high-performing VIPs as early as possible in the design verification cycle without paying a premium for early engagement,” said Harish Poojary, head of US operations and vice-president of worldwide sales and business development at SmartDV.  “We engage with customers early to develop VIPs for new standards and also customize the interface to meet their requirements. We always have a paid customer before we announce generalavailability.”

For more information on SmartDV’s VIP portfolio or for customer references, see  http://www.smart-dv.com/products.html

About SmartDV

SmartDV creates high-quality standard and custom protocol verification intellectual property (VIP), memory models and simulation acceleration IP products designed to work with coverage-driven verification flows. The company’s mission is to provide high-quality IP along with industry-best support at lower cost and to help remove limited licensing constraints, speeding up regressions and time to market. All SmartDV VIPs ship with a compliance test suite and are native UVM (or any language that a customer prefers) without any wrappers, which increases performance and simplifies debugging. Each VIP also is independently developed and verified against external design IP for highest quality.

SmartDV has customers from wireless/mobile, storage, automotive, memory, networking and other domains.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
29,045 views