industry news
Subscribe Now

Synapse Design tapes out 33 SOCs in 12 months

San Jose, Calif. – June 25, 2014 – Synapse Design today announced that, together with its top tier semiconductor and systems customers, the Company has taped out 33 SOCs in 12 months and 20 SOCs in the first six months of 2014. These SOCs address applications in the automotive, multimedia, mobile, data storage, networking and Internet-of-Things (IoT) markets.

The 33rd SOC is a 200 sq. mm die developed for the networking market. This complex SOC design includes more than 30 blocks; digital, analog and mixed signal content; and has a 1Ghz high-speed interface.

“Our ability to complete so many designs is a testament to our talented, experienced engineering staff together with our proprietary automated flow, tools and IP that are responsible for our ‘zero respin’ success for the past several years,” said Satish Bagalkotkar, co-founder, CEO and president. “Our customers look to us to partner in their product success and advise not only on current projects but on derivative products and next-generation products.”

As process technology has advanced to new challenging nodes and SOC complexity grows, Synapse Design has experienced a trend toward client demands for an increasing level of Synapse Design engineering involvement. In over 30 percent of the tapeouts during the past year, Synapse Design has delivered complete turnkey services from RTL to GDSII. In 40 percent of the tapeouts, Synapse Design provided more than 50 percent of the design implementation work. In the final 30 percent of design projects, the Company provided customers with additional resources allowing them to easily expand resources for pressing projects.

“Many of the largest semiconductor and system companies will generate fewer than a handful of new IC designs each year, while we work on dozens,” said Devesh Gautam, co-founder and COO. “This continuous high-volume work flow allows us to constantly improve our products, processes and successful results. This provides us and our customers with a tremendous advantage over the typically small design services houses.”

Synapse Design has more than 700 engineers solving SOC and ASIC challenges, including analog mixed-signal content, advanced process nodes including FinFET, hardening ARM cores for Power-Performance-Area (PPA) advantage and creating embedded software, including domain-specific software. With seven designs centers across the globe, customers have access to “best location/best related expertise” resources.

About Synapse Design

Synapse Design is the industry leader in design services for highly complex SOCs and ASICs and is the engineering backbone of many top tier semiconductor and systems companies around the world. The Company’s products and services support companies creating high-end products in the storage, wireless/mobile, networking/computing, and multimedia industries. Through its people, products, technologies and services, the Company delivers engineering excellence and a flexible business model enabling next generation products for its customers. Founded in 2003 and headquartered in the Silicon Valley, the Company maintains global reach to high-technology centers of the world, serving customers locally from offices in the U.S., Europe, China, India and Taiwan.

 

Learn more about Synapse Design at http://www.synapse-da.com

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC32CX-BZ2 and WBZ451 Multi-Protocol Wireless MCU Family
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Shishir Malav from Microchip explore the benefits of the PIC32CX-BZ2 and WBZ45 Multi-protocol Wireless MCU Family and how it can make IoT design easier than ever before. They investigate the components included in this multi-protocol wireless MCU family, the details of the software architecture included in this solution, and how you can utilize these MCUs in your next design.
May 4, 2023
41,080 views