industry news
Subscribe Now

Tanner EDA Completes Analog/Mixed-signal Flow with Digital Place and Route in Release v16.1 of HiPer Silicon Design Suite

MONROVIA, California – April 7, 2014 – Tanner EDA, the catalyst for innovation and leader for design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs), has released version 16.1 of the company’s HiPer Silicon™ design suite. New products include a digital place and route tool, SDL enhancements, and support for LEF/DEF exchange formats and SDF timing extraction. The HiPer Silicon v16.1 design suite delivers unprecedented interoperability and a complete analog/mixed-signal end-to-end flow, making Tanner EDA the price/performance industry alternative for IC design teams. New capabilities in v16.1 include:

New capabilities for front-end (schematic capture, simulation, waveform viewing):

  • Enhanced mixed-signal co-simulation.
  • Enhanced cross-probing between layout, schematic and in-simulation waveforms.
  • Advanced waveform comparison tool.
  • New capabilities for back-end (layout):
  • New digital place and route tool for mixed-signal designs.
  • Support for the LEF/DEF exchange formats, and SDF timing extraction.
  • HiPer Verify advanced parasitic extraction.
  • Enhanced interoperability with third-party layout tools through OpenAccess.
  • Support for the OASIS mask interchange format.
  • SDL connectivity extractor and short/open checker.

“Version 16.1 adds additional productivity enhancements to HiPer Silicon,” said Greg Lebsack, Tanner EDA’s president. “New capabilities in front end and back end, and the release of our digital place-and-route, provides designers a complete analog and digital flow. The release reaffirms our ongoing commitment to offer customers the best possible price/performance for their complete mixed-signal design flow.”

Pricing and Availability

HiPer Silicon v16.1 is available for the Windows® and Linux operating systems. For additional information, visit the Tanner EDA website at www.tannereda.com, contact Tanner EDA Sales by phone (626-471-9701), or email salesw@tannereda.com.

About Tanner EDA

Tanner EDA provides a complete line of EDA software solutions that drive innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity. Tanner EDA is the price/performance leader and the industry alternative for a complete design flow, improving total cost of ownership (TCO) and reducing EDA tool expense for its global customers. Capability and performance are matched by unparalleled customer support as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Using the Vishay IHLE® to Mitigate Radiated EMI
Sponsored by Mouser Electronics and Vishay
EMI mitigation is an important design concern for a lot of different electronic systems designs. In this episode of Chalk Talk, Amelia Dalton and Tim Shafer from Vishay explore how Vishay’s IHLE power inductors can reduce radiated EMI. They also examine how the composition of these inductors can support the mitigation of EMI and how you can get started using Vishay’s IHLE® High Current Inductors in your next design.
Dec 4, 2023
19,760 views