industry news
Subscribe Now

Altera Streamlines the Evaluation of High-Speed Serial Transceivers In FPGAs and SoCs with Its Latest Verification Tool

San Jose, Calif., January 27, 2014– Altera Corporation (Nasdaq: ALTR) today complemented its suite of verification and board-level design tools with the release of its JNEye link analysis tool. JNEye enables designers to quickly and easily evaluate high-speed serial link performance in Altera FPGAs and SoCs. The tool combines the speed of a statistical link simulator with the accuracy of a time-domain waveform-based simulator to form a new hybrid behavioral simulation paradigm. The JNEye tool is optimized to support Altera’s Generation 10 portfolio and provides users a platform for evaluating the transceiver link performance of Altera’s next-generation of FPGAs and SoCs.

“We offer a comprehensive portfolio of system-level design tools that allow our customers to quickly simulate and verify how our FPGAs and SoCs will operate in their system,” said Dr. Mike Peng Li, Altera Fellow. “The JNEye link analysis tool is the latest example of these solutions. Using JNEye, designers are able to quickly understand the performance of our transceivers, at a board level, and very accurately see how our devices will interoperate with other devices in the system.”

The JNEye tool delivers a hybrid modeling approach that integrates device characterization models to accurately account for process, voltage and temperature (PVT) variations. The tool simplifies the evaluation of serial-link transceivers by providing real-world simulation accuracy that is otherwise not possible using industry-standard models. JNEye supports link simulations with IBIS-AMI device models where a serial link between an Altera FPGA and other transmitters or receivers can be evaluated. With the JNEye link analysis tool, designers can quickly optimize transmit and receive equalization coefficients for target bit error ratios. The tool can also be used as a post-design support tool to assist in debug and validation.

The JNEye tool is part of Altera’s verification and board-level design tool suite within the Quartus II software environment. These tools allow designers to analyze, interpret data and monitor the performance of a system under real-world conditions. The JNEye tool currently supports 28 nm Stratix V and Arria V FPGAs, as well as 20 nm Arria 10 FPGAs and SoCs. Using the tool allows designers targeting Arria 10 devices to quickly verify their board system design.

Pricing and Availability

The JNEye link analysis tool is available today for download. A subscription edition license of the Quartus II software version 13.1 is required. The annual software subscription for Altera’s Quartus II software is $2,995 for a node-locked PC license and is available for purchase at Altera’s eStore. A white paperis available that describes high-speed link modeling and simulation using the JNEye tool. For more information visit www.altera.comor contact your local Altera sales representative.

Leave a Reply

featured blogs
Apr 26, 2024
LEGO ® is the world's most famous toy brand. The experience of playing with these toys has endured over the years because of the innumerable possibilities they allow us: from simple textbook models to wherever our imagination might take us. We have always been driven by ...
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

IoT Data Analysis at the Edge
No longer is machine learning a niche application for electronic engineering. Machine learning is leading a transformative revolution in a variety of electronic designs but implementing machine learning can be a tricky task to complete. In this episode of Chalk Talk, Amelia Dalton and Louis Gobin from STMicroelectronics investigate how STMicroelectronics is helping embedded developers design edge AI solutions. They take a closer look at the benefits of STMicroelectronics NanoEdge-AI® Studio and  STM32Cube.AI and how you can take advantage of them in your next design. 
Jun 28, 2023
34,798 views