industry news
Subscribe Now

ChipEstimate.com Launches First Third-Party IP Portal Localized for Vital Japanese Design Community

ChipEstimate.com, a Japanese-language version of the world’s largest IP and chip planning portal. ChipEstimate.jp allows Japanese IC designers to evaluate and explore third-party IP in their native language, providing access to a global ecosystem of IP from over 200 of the world’s largest IP suppliers and foundries. The site also makes it easier for Japanese IP suppliers to join, potentially expanding an already extensive database of over 8,000 pieces of IP and, in turn, giving those suppliers access to the over 30,000 users in the global ChipEstimate.com community. Spending roughly $337 million for third-party IP in 2010, Japan represents one of the largest markets for third-party IP consumption.(1)

“Japan is one of the leading regions for IC design in the world, and designers are increasingly turning to IP as a key weapon in their battle against growing IC design complexity,” said Adam Traidman, general manager of ChipEstimate.com, “Until now, however, Japanese designers really haven’t had access to native language tools that enable them to evaluate a broad range of third-party IP, and conduct sophisticated chip planning and estimation using that IP. By filling this void, ChipEstimate.jp has the potential to open the market for more extensive IP reuse throughout the region, while also giving Japanese IP suppliers a new outlet for marketing their solutions.”

With Japanese menus, navigation links, buttons, forms, and more, the site allows users to search for IP by a variety of criteria including function, quality and node. Users can then explore the IP in more detail by linking to additional information such as datasheets, technical articles, white papers and videos. Further, users can select IP of interest and access industry leading chip planning and estimation tools, allowing them to estimate key metrics about their next chip design such as die size, power and cost.

The site is live and immediately available by visiting www.ChipEstimate.jp.

About ChipEstimate.com

The ChipEstimate.com chip planning portal is an ecosystem comprising more than 200 of the world’s largest IP suppliers and foundries. These companies all share the common vision of helping the worldwide electronics design community achieve greater profitability and success. To date, a diverse global audience of more than 30,000 users has joined the ChipEstimate.com community and has collectively performed more than 100,000 chip estimations. ChipEstimate.com is a property of Cadence Design Systems, Inc. (NASDAQ: CDNS (http://www.marketwire.com/mw/stock.jsp?Ticker=CDNS), the leader in global electronic design innovation.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

High Voltage Stackable Dual Phase Constant On Time Controllers - Microchip and Mouser
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Chris Romano from Microchip and Amelia Dalton discuss the what, where, and how of Microchip’s high voltage stackable dual phase constant on time controllers. They investigate the stacking capabilities of the MIC2132 controller, how these controllers compare with other solutions on the market, and how you can take advantage of these solutions in your next design.
May 22, 2023
39,693 views