industry news
Subscribe Now

MoSys Announces First Shipment and Sample Availability of its Bandwidth Engine IC

SANTA CLARA, Calif. (January 11, 2011) – MoSys (NASDAQ: MOSY), a leading architect of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs,  today announced sample availability and the shipment of its first Bandwidth Engine® integrated circuit (IC) devices in December 2010.

For many years the performance of processors in applications such as computing and networking has approximately doubled every 18 months; however, system memory architecture and capability have not kept pace, creating a significant barrier to improving overall equipment performance. The Bandwidth Engine family of ICs represents a breakthrough for next-generation networking systems. The unique architecture of the  Bandwidth Engine IC  combines MoSys’ patented 1T-SRAM® high-density embedded memory with its ultra high-speed 10.3 Gigabits per second (Gbps) SerDes interface (I/O) technology  and  an arithmetic logic unit (ALU).  The Bandwidth Engine family of products delivers unprecedented bandwidth to next generation networking applications enabling up to four times the throughput, two to four times the density, approximately 40 percent lower system power and a system cost savings of up to 50 percent, compared with today’s available alternative solutions.

“In February 2010, we announced our intent to bring to market a revolutionary new networking memory chip architected for use in 40Gbps/100Gbps Gigabit Ethernet routers.  In July 2010, we announced the tape-out of Bandwidth Engine, and today I am pleased to announce that we met our goal of sampling by year end 2010,” said Len Perham, President and CEO of MoSys.  “This key achievement is a testament to the magnificent execution of our team. Customer and partner interest in Bandwidth Engine continues to be remarkably strong, and we are very excited about the substantial opportunity for the Bandwidth Engine family of ICs to provide a strong foundation for long-term growth and value creation at MoSys.”

Additional information about the Bandwidth Engine family of ICs is available at http://www.mosys.com/products.php?pid=29.

About MoSys, Inc.

MoSys, Inc. (NASDAQ: MOSY) is a leading architect of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs. MoSys’ Bandwidth Engine™ family of ICs combines the company’s patented 1T-SRAM® high-density memory technology with its high-speed 10 Gigabits per second (Gbps) SerDes interface (I/O) technology. A key element of Bandwidth Engine technology is the GigaChip™ Interface, an open, CEI-11 compatible interface developed to enable highly efficient serial chip-to-chip communications. MoSys’ IP portfolio includes SerDes IP and DDR3 PHYs that support data rates from 1 – 11 Gbps across a variety of standards. In addition, MoSys offers its flagship, patented 1T-SRAM and 1T-Flash® memory cores, which provide a combination of high-density, low power consumption, high-speed and low cost advantages for high-performance networking, computing, storage and consumer/graphics applications. MoSys IP is production-proven and has shipped in more than 370 million devices. MoSys is headquartered in Santa Clara, California. More information is available on MoSys’ website at http://www.mosys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Connectivity Solutions for Smart Trailers
Smart trailers can now be equipped with a wide variety of interconnection systems including wire-to-wire, wire-to-board, and high-speed data solutions. In this episode of Chalk Talk, Amelia Dalton and Blaine Dudley from TE Connectivity explore the evolution of smart trailer technology, the different applications within a trailer where connectivity would be valuable, and how TE Connectivity is encouraging innovation in the world of smart trailer technology.
Oct 6, 2023
25,848 views