fish fry
Subscribe Now

Stand (Tall) and Deliver

Verific Language Parsers and Your Startup Success

Filed under “Don’t Try This at Home” or “Not to be Taken Lightly”, most EDA engineering teams don’t even consider building their own language front end. Most of you will know the name Verific and some probably have used their language parsers a time or two (or twenty), but many of you may not know that Verific also has a robust and comprehensive startup program. In this week’s Fish Fry, Rick Carlson and I chat about how your startup can stand out from the crowd with a little help from Verific. Rick also shares with us some Verific-assisted startup success stories and explains why the giraffe is Verific’s signature giveaway.

 

 

Download this episode (right click and save)

Links for July 22, 2016

More information about Verific Design Automation

More information about the 2016 MEMS Executive Congress

Enter your design in the MEMS & Sensors Technology Showcase

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...