fish fry
Subscribe Now

Silicon Without Software is Just Sand

Shifting Left with Imperas and MIT’s Swarm

No one builds a chip without simulation, right? In this week’s Fish Fry, we take a closer look at the value of virtual prototypes to simulate embedded software. Simon Davidmann (CEO – Imperas) and I chat about about why he thinks no one should design embedded software without simulation, and the benefits of using virtual platforms to develop a verification and test environment. Also this week, we investigate a whole new way to design chips, and it’s called Swarm. We examine the details of this new 64-bit architecture developed by MIT, how it could revolutionize the way multicore chips prioritize tasks, and why Swarm could make writing software a whole lot easier.


 

Download this episode (right click and save)

Links for July 15, 2016

More information about Imperas

ARM Cortex-A72 Models and Virtual Platforms Released by Imperas and Open Virtual Platforms

More information about Swarm

Unlocking Ordered Parallelism with the Swarm Architecture (Whitepaper)

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...