fish fry
Subscribe Now

Safety (and Security) First

Embedded Software, TÜV Certification, and 64 bits

In this week’s Fish Fry, we’re taking on safety, security, and the embedded design software in between. Michael May (Express Logic) and I start things off with an in-depth discussion about the ongoing design-in battle between 32 and 64 bit processors and where ThreadX RTOS fits into the embedded ecosystem. Keeping with this week’s embedded software theme, I also chat with Jim McElroy (LDRA) about what we need to do when our designs must adhere to a security-critical standard, why TÜV Certification is so important, and what it’s like to capitan a whale watching boat.

 

 

Download this episode (right click and save)

Links for February 5, 2016

More information about Express Logic

More information about LDRA

LDRA Extends TÜV Certification of Compliance Tools, Further Solidifying Leadership Role in Safety and Security Markets

New Episode of Chalk Talk: Cadence Tensilica Vision P5

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...