fish fry
Subscribe Now

The Zen of Verification and IoT Maintenance

Finding a Holistic Way to Verify Your IoT

Welcome to the Fish Fry commune my friends. This week we’re bringing zen to your IoT verification process. My guest is John Koeter from Synopsys and we are taking a closer look at holistic ways to verify our IoT designs. John and I discuss verification in IoT, the unique challenges of IP in IoT, and the best places for foodies in the Bay Area. Also this week, we check out how you can lower your BOM bottom line (that might not be obvious by simply looking at component costs) and we’re giving everyone another chance to win an Odyssey MAX® 10 FPGA and BLE Sensor Kit.


 

Download this episode (right click and save)

Links for July 24, 2015

More information about Synopsys’ DesignWare IP for the Internet of Things

Synopsys and TSMC Collaborate to Develop Integrated IoT Platform for TSMC 40-nm Ultra-Low-Power Process

New Episode of Chalk Talk: 10 Secrets to Getting a Lower BOM Cost

More information about the Odyssey MAX® 10 FPGA and BLE Sensor Kit

Mpression Odyssey Kit Example Applications: Track Rover and Quadcopter


Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...