fish fry
Subscribe Now

Baby Got DAC

The Design Automation Conference Returns to the City by the Bay

Do you know the way to San Francisco? Do you know the way to rows and rows of obscure interesting and innovative point tools? In this week’s Fish Fry, we examine two sides of the multi-faceted ecosystem that is the Design Automation Conference – EDA and IC. On the EDA side, we chat with Chris Porter and Salem Kapetanovic from IBM about how EDA can leverage the Cloud in a whole new way. On the integrated circuit side of DAC life, we chat with eSilicon CEO Jack Harding about how eSilicon is bringing eCommerce to IC design and why IP MarketPlace should be your next stop on the way to GDS11. Also this week, we unveil Amelia’s top five things you may have missed at DAC. (Spoiler alert: DAC Attendees apparently don’t know how to play Jenga™.)


Download this episode (right click and save)


Links for June 6, 2014

More information about DAC 2014

Fish Fry coverage of DAC 2013 – Let’s Get this DAC Party Started

EE Journal On the Scene: Synopsys DesignWare IP Prototyping Kit Demo at DAC 

EE Journal On The Scene: Open Text at DAC

EE Journal On The Scene: Altium at DAC

More information about IBM Platform Computing

More information about eSilicon

eSilicon adds IP to its suite of online SoC automation tools

eSilicon adds GDSII handoff to suite of online SoC automation tools

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...