fish fry
Subscribe Now

Digital to Analog and Back Again

This week’s Fish Fry is all about those persistent pesky power problems that plague our designs and what we can do to solve them. If you’re a digital guy or gal struggling to get into the analog game, or even if you’re an analog person trying your hand at digital design, this Fish Fry is for you. First, I interview Steve Logan (Xilinx) about how Xilinx has added analog ADCs to their recent development kits and how you can start designing with one. I also chat with Rob Chiacchia (Linear Technology) about the state of the art in digital power management.

I have yet another super cool MAX V CPLD Development Kit (courtesy of Altera) to give to one lucky winner this week, but you’ll have to listen to find out how to win.

 

Watch Previous Fish Frys

Fish Fry Links – March 9, 2012

More Information about How Much Energy The World Uses

More Information about Xilinx’s AXI System Monitor Analog/Digital Converter

More Information about LTpowerPlay

More Information about LTC2974

More Information about LTC2978

More Information about LTC3880

More information about Altera’s MAX V CPLD Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.

Anupam Bakshi, CEO – Agnisys

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...