fish fry
Subscribe Now

All You Need Is Love

(and Some Good Tools)

PCB problems got you all tangled up and blue? Never fear, all you need is love. Well, that and some good tools. This week my guest is Steve McKinney (Mentor Graphics). Steve and I are going to talk to about Mentor’s HyperLynx tool suite and why the newest features of this tool may make those pesky PCB problems a thing of the past. Also this week, check out why power and system management decisions might best be made sooner than later.

Also this week, I have another MAX V CPLD Development Kit courtesy of Altera to give away, and I introduce a brand new Nerdy Giveaway contest for DVCon, but you’ll have to tune in to find out how to win.   

 

Watch Previous Fish Frys

Fish Fry Links – February 20, 2012

Kevin Morris’ feature article: The Perils of Performance Mentor HyperLynx Helps Handle the Hot Spots

More Information about Mentor Graphic’s HyperLynx 8.2

More information about Altera’s MAX V CPLD Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...